

Async/Page CellularRAM ™ 1.0 M T45W4M W16PCGA

Features

- Single device supports asynchronous and page operations
- VCC, VCCQ voltages
	- **–** 1.7–1.95V VCC
	- **–** 1.7–3.3V VCCQ
- Random access tim e: 70ns
- Page m ode read access
	- **–** Sixteen-word page size
	- **–** Interpage read access: 70ns
- **–** Intrapage read access: 20ns
- Low power consum ption
	- **–** Asyn chronous READ: <25m A
	- **–** Intrapage READ: <15m A
	- **–** Standby: <35µA (TYP at 25 °C)
	- **–** Deep power-down: <3µA (TYP)
- Low-power features
	- **–** On-chip tem perature-com pensated refresh (TCR)
	- **–** Partial-array refresh (PAR)
	- **–** Deep power-down (DPD) m ode

Notes: 1. WT of –30°C exceeds CellularRAM Workgroup 1.0 specification of –25°C. Figure 1: 48-Ball VFBGA Ball Assignment

Part Num ber Exam ple: M T45W4M W16PCGA-70LWT

PDF: 09005aef81f0698d / Source: 09005aef81f06995 / Micron Technology, Inc., reserves the right to change products or specifications without notice.
64mb_asyncpage_cr1_0_p25z.fm - Rev. D 7/09 EN Canadasterved. All rights re

Products and specifications discussed herein are subject to change by Micron without notice.

General Description

Micron[®] CellularRAM[™] products are high-speed CMOS PSRAM memory devices developed for low-power, portable applications. The MT45W4MW16PCGA is a 64Mb DRAM core device, organized as 4 Meg x 16 bits. This device includes an industry-standard asynchronous memory interface found on other low-power SRAM or PSRAM offerings.

For seam less operation on an asynchronous memory bus, CellularRAM products incorporate a transparent self-refresh m echanism . The hidden refresh requires no additional support from the system memory controller and has no significant impact on device read/ write perform ance.

A user-accessible configuration register (CR) defines how the CellularRAM device perform s on-chip refresh and whether page m ode read accesses are perm itted. This register is autom atically loaded with a default setting during power-up and can be updated at any tim e during norm al operation.

Special attention has been focused on standby current consumption during self refresh. CellularRAM products include three m echanism s to m inim ize standby current.

- 1. Partial-array refresh (PAR) enables the system to lim it refresh to only that part of the DRAM array that contains essential data.
- 2. Tem perature-com pensated refresh (TCR) uses an on-chip sensor to adjust the refresh rate to m atch the device tem perature—the refresh rate decreases at lower tem peratures to minimize current consumption during standby.
- 3. Deep power-down (DPD) enables the system to halt the REFRESH operation altogether when no vital inform ation is stored in the device.

This CellularRAM device is com pliant with the industry-standard CellularRAM 1.0 feature set established by the CellularRAM Workgroup. The device also includes support for a device ID register.

Figure 2: Functional Block Diagram – 4 M eg x 16

Notes: 1. Functional block diagrams illustrate simplified device operation. For detailed information, see ball descriptions in Table 1 on page 3, bus operations in Table 2 on page 3, and timing diagrams starting on [page 19](#page-18-0).

Table 1: VFBGA Ball Descriptions

Table 2: Bus Operations

Notes: 1. When LB# and UB# are in select mode (LOW), DQ[15:0] are enabled. When only LB# is in select mode, DQ[7:0] are enabled. When only UB# is in the select mode, DQ[15:8] are enabled.

- 2. $X = "Don't Care."$
- 3. The device will consume active power in this mode whenever addresses are changed.
- 4. When the device is in standby mode, address inputs and data inputs/outputs are internally isolated from any external influence.
- 5. VIN = VCCQ or 0V; all device balls must be static (unswitched) in order to achieve standby current.
- 6. DPD is initiated when CE# transitions from LOW to HIGH after writing CR[4] to 0. DPD is maintained until CE# transitions from HIGH to LOW and is held LOW for ^tDPDX.

Part Numbering Information

Micron CellularRAM devices are available in several different configurations an d densities (see Figure 3).

Figure 3: Part Number Chart

 $GA = 48$ -ball " green" VFBGA (6 x 8 grid, 0.75mm pitch, 6.0mm x 8.0mm x 1.0mm)

- Notes: 1. WT of -30°C exceeds CellularRAM Workgroup 1.0 specification of -25°C.
	- 2. Valid part number combinations: After building the part number from the part numbering chart, use the Micron Parametric Part Search Web site at www.micron.com/partsearch to verify that the part number is offered and valid. If the device required is not on this list, contact the factory.
		- 3. Device marking: Due to the size of the package, the Micron standard part number is not printed on the top of the device. Instead, an abbreviated device mark consisting of a fivedigit alphanumeric code is used. The abbreviated device marks are cross-referenced to the Micron part numbers at [www.micron.com/partsearch.](http://www.micron.com/partsearch) To view the location of the abbreviated mark on the device, refer to customer service note CSN-11, " Product Mark/Label," at www.micron.com/csn.

Functional Description

In general, the MT45W4MW16PCGA device is a high-density alternative to SRAM and pseudo-SRAM products, popular in low-power, portable applications.

The MT45W4MW16PCGA contains a 67,108,864-bit DRAM core, organized as 4,194,304 addresses by 16 bits. This device im plem en ts the industry-standard, asynchron ous m em ory interface found on other low-power SRAM or PSRAM offerings. Page m ode accesses are also included as a bandwidth-enhancing extension to the asynchron ous read protocol.

Pow er-Up Initialization

CellularRAM products include an on-chip voltage sensor used to launch the power-up initialization process. In itialization will configure the register with the default settin gs. VCC and VCCQ m ust be applied sim ultaneously. When they reach a stable level at or above 1.7V, the device will require 150µs to com plete its self-initialization process. During the in itialization period, CE# should rem ain HIGH. When initialization is com plete, the device is ready for norm al operation.

Figure 4: Pow er-Up Initialization Timing

Bus Operating M odes

The MT45W4MW16PCGA CellularRAM product incorporates the industry-standard asynchronous in terface found on other low-power SRAM or PSRAM offerings. This bus interface supports asynchronous READ and WRITE tran sfers as well as bandwidthen hancing page m ode READ operation s. The specific interface supported is defined by the value loaded into the CR.

Asynchronous M ode

CellularRAM products power up in the asyn chronous operating m ode. This m ode uses the industry-standard SRAM control bus (CE#, OE#, WE#, LB#/ UB#). READ operation s (Figure 5 on page 6) are initiated by bringing CE#, OE#, and LB#/ UB# LOW while keeping WE# HIGH. Valid data will be driven out of the I/ Os after the specified access tim e has elapsed. WRITE operations (Figure 6 on page 6) occur when CE#, WE#, and LB#/ UB# are driven LOW. During asynchronous WRITE operations, the OE# level is a "Don't Care," and WE# will override OE#. The data to be written is latched on the rising edge of CE#, WE#, or LB#/UB# (whichever occurs first). WE# LOW time must be limited to t CEM.

Figure 5: READ Operation

Figure 6: WRITE Operation

Page M ode READ Operation

Page m ode is a perform ance-enhancing extension to the legacy asynchronous READ operation. In page-m ode-capable products, after an initial asynchron ous read access is perform ed, adjacent addresses can be read quickly by sim ply changing the low-order address. Addresses A[3:0] are used to determ ine the m em bers of the 16-address CellularRAM page. Any change in addresses $A[4]$ or higher will initiate a new tAA access</sup> tim e. Figure 7 shows the tim ing for a page m ode access. Page m ode takes advan tage of the fact that adjacent addresses can be read in a shorter period of tim e than random addresses. WRITE operations do not include com parable page m ode functionality.

Due to refresh considerations, CE# must not remain LOW longer than ^tCEM.

Figure 7: Page M ode READ Operation

LB#/UB# Operation

The LB# enable and UB# enable signals support byte-wide data WRITEs. During WRITE operations, any disabled bytes will not be transferred to the RAM array and the internal value will rem ain unchanged. During WRITE cycles, the data to be written is latched on the rising edge of CE#, WE#, LB#, or UB#, whichever occurs first. LB#/ UB# m ust be LOW during READ cycles.

When both LB# and UB# are disabled (HIGH) during an operation, the device will disable the data bus from receiving or tran sm itting data. Although the device will seem to be deselected, it rem ains in an active m ode as long as CE# rem ains LOW.

Low -Pow er Operation

Standby M ode Operation

During standby, the device current consumption is reduced to the level necessary to perform the DRAM refresh operation. Standby operation occurs when CE# and ZZ# are HIGH.

The device will enter a reduced power state upon completion of a READ or WRITE operation, or when the address and control inputs rem ain static for an extended period of tim e. This m ode will continue until a change occurs to the address or control inputs.

Temperature-Compensated Refresh (TCR)

This CellularRAM device includes an on-chip tem perature sensor that autom atically adjusts the refresh rate according to the operating tem perature. The device continually adjusts the refresh rate to m atch that tem perature.

Partial-Array Refresh (PAR)

PAR restricts REFRESH operation to a portion of the total memory array. This feature enables the system to reduce refresh current by refreshing only that part of the memory array that is absolutely necessary. The refresh options are full array, one-half array, onequarter array, one-eighth array, or none of the array. Data stored in addresses n ot receiving refresh will become corrupted. The mapping of these partitions can start at either the beginning or the end of the address m ap (see Table 3 on page 10).

READ and WRITE operations are ignored during PAR operation. The device only enters PAR mode if the SLEEP bit in the CR has been set HIGH $(CR[4] = 1)$. PAR can be initiated by bringing ZZ# LOW for longer than 10µs. Returning ZZ# HIGH will cause an exit from PAR and the entire array will be immediately available for READ and WRITE operations.

Alternatively, PAR can be initiated using the CR software access sequence (see ["Software](#page-11-0) [Access to the Configuration Register" on page 12\)](#page-11-0). PAR is enabled immediately upon setting CR[4] to "1" using this m ethod. However, using software access to write to the CR alters the function of ZZ# so that ZZ# LOW no longer initiates PAR, although ZZ# continues to enable WRITEs to the CR. This functional change persists until the next tim e the device is powered up (see Figure 8 on page 9).

Figure 8: Softw are Access PAR Functionality

Deep Pow er-Dow n Operation (DPD)

DPD operation disables all refresh-related activity. This m ode is used when the system does not require the storage provided by the CellularRAM device. Any stored data will becom e corrupted when DPD is entered. When refresh activity has been re-enabled, the CellularRAM device will require 150µs to perform an initialization procedure before norm al operations can resum e. READ and WRITE operations are ignored durin g DPD operation.

The device can only enter DPD if the SLEEP bit in the CR has been set LOW (CR[4] = 0). DPD is initiated by bringing ZZ# LOW for longer than 10µs. Returning ZZ# HIGH will cause the device to exit DPD and begin a 150µs initialization process. During this 150µs period, the current consum ption will be higher than the specified standby levels but considerably lower than the active current specification.

Driving ZZ# LOW will place the device in the PAR m ode if the SLEEP bit in the CR has been set HIGH $(CR[4] = 1)$.

The device should not be put into DPD using CR software access.

Device Registers

There are two registers on this device: the configuration register (CR) and the device ID register (DIDR).

Configuration Register (CR) Operation

The CR defines how the CellularRAM device perform s its transparent self refresh. Altering the refresh param eters can dram atically reduce current consum ption in standby m ode. Page m ode control is also em bedded in the CR. This register can be updated any tim e the device is operating in a standby state. Figure 9 describes the control bits used in the CR. At power-up, the CR is set to 0010h.

Figure 9: Configuration Register Definition

Partial-Array Refresh (CR[2:0]) Default = Full-Array Refresh

The PAR bits restrict refresh operation to a portion of the total memory array. This feature allows the device to reduce standby current by refreshing only that part of the mem ory array required by the host system. The refresh options are full array, one-half array, one-quarter array, one-eighth array, or none of the array. The m apping of these partitions can start at either the beginning or the end of the address m ap (see Table 3).

Table 3: 64M b Address Patterns for PAR (CR[4] = 1)

CR[2]	CR[1]	CR[0]	Active Section	Address Space	Size	Density
		O	Full die	000000h-3FFFFFh	4 Meg x 16	64Mb
			One-half of die	000000h-1FFFFFh	2 Meg x 16	32Mb
		0	One-quarter of die	000000h-0FFFFFh	1 Meg \times 16	16Mb
			One-eighth of die	000000h-07FFFFh	512K x 16	8M _b
			None of die		0 Meg \times 16	0M _b
			One-half of die	200000h-3FFFFFh	2 Meg x 16	32Mb
			One-quarter of die	300000h-3FFFFFh	1 Meg \times 16	16Mb
			One-eighth of die	380000h-3FFFFFh	512K x 16	8M _b

Sleep M ode (CR[4]) Default = PAR Enabled

The sleep m ode bit determ ines which low-power m ode is to be entered when ZZ# is driven LOW. If $CR[4] = 1$, PAR operation is enabled. If $CR[4] = 0$, DPD operation is en abled. PAR can also be enabled directly by writing to the CR using the software access sequence. Note that this then disables ZZ# initiation of PAR. DPD cann ot be enabled or disabled using the software access sequence; the DPD setting can be changed only by using ZZ# to access the CR.

Page M ode Operation (CR[7]) Default = Disabled

The page mode operation bit determines whether page mode is enabled for READ operations. In the power-up default state, page m ode is disabled.

Device Identification Register (DIDR)

The DIDR provides in form ation on the device m anufacturer, CellularRAM generation, and the specific device configuration. The DIDR is not part of the CellularRAM 1.0 Workgroup specification. Table 4 describes the bit fields in the DIDR.

The DIDR is accessed through the register access software sequence with $DQ = 0002h$ on the third cycle.

Bit Field	DIDR[15]	DIDR[14:11]		DIDR[10:8]	DIDR[7:5]	DIDR[4:0]
Field name	Row length	Device version		Device density	CellularRAM generation	Vendor ID
Bit setting	0b	0000b	1st	010 _b	010 _b	00011b
		0001b	2nd			
		\cdots	\cdots			
Meaning	128 words			64Mb	n/a	Micron

Table 4: Device Identification Register M apping

Notes: 1. CellularRAM generation is shown as 010b and has no meaning in terms of this device.

Access Using ZZ#

The CR can be loaded usin g a WRITE operation im m ediately after ZZ# m akes a HIGHto-LOW transition (Figure 10). The values placed on addresses A[21:0] are latched into the CR on the rising edge of CE# or WE#, whichever occurs first. LB#/ UB# are "Don't Care." Access using ZZ# is WRITE only.

Figure 10: Load Configuration Register Operation

Softw are Access to the Configuration Register

The contents of the CR can be read and m odified using a software sequence. The nature of this access m echanism m ay elim in ate the need for the ZZ# ball.

If the software m echanism is used, ZZ# can sim ply be tied to VCCQ. The port line typically used for ZZ# control purposes will no longer be required. However, ZZ# should not be tied to VCCQ if the system will use DPD, since DPD cannot be enabled or disabled using the software access sequen ce.

The CR is loaded using a four-step sequence consisting of two READ operations followed by two WRITE operations (see Figure 11). The read sequence is virtually identical except that an asynchronous READ is perform ed during the fourth operation (see Figure 12 on page 13). Note that a third READ cycle of the highest address cancels the sequence until a different address is read.

The address used during all READ and WRITE operations is the highest address of the CellularRAM device being accessed (3FFFFFh for 64Mb); the content at this address is changed by using this sequence. The data bus is used to transfer data into or out of bits 15–0 of the CR.

Writing to the CR using the software sequence m odifies the function of ZZ#. Once the software sequence loads the CR, the ZZ# level no longer enables PAR operation. PAR operation will be updated whenever the software sequence loads a new value into the CR. This ZZ# functionality will con tinue un til the next tim e the device is powered up. The operation of ZZ# is not affected if the software sequence is only used to read the contents of the CR. The use of the software sequence does not affect the ability to perform the standard (ZZ# controlled) m ethod of loadin g the CR.

Figure 11: Softw are Access Load Configuration Register

Figure 12: Softw are Access Read Configuration Register

Electrical Characteristics

Stresses greater than those listed in Table 5 m ay cause perm anen t dam age to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational section s of this specification is not im plied. Exposure to absolute m axim um rating conditions for exten ded periods m ay affect reliability.

Table 5: Absolute Maximum Ratings

Notes: 1. –30°C exceeds CellularRAM Workgroup 1.0 specification of –25°C.

Table 6: Electrical Characteristics

Wireless temperature (–30ºC < T $_{\rm C}$ < +85ºC) $^{\rm 1;}$ Industrial temperature (–40ºC < T $_{\rm C}$ < +85ºC)

Notes: 1. WT of -30° C exceeds CellularRAM Workgroup 1.0 specification of -25° C.

2. Input signals may overshoot to VccQ + 1V for periods less than 2ns during transitions.

3. Input signals may undershoot to Vss - 1V for periods less than 2ns during transitions.

Table 7: Operating Conditions

Wireless temperature (–30ºC < T $_{\rm C}$ < +85ºC)¹; Industrial temperature (–40ºC < T $_{\rm C}$ < +85ºC)

Notes: 1. WT of -30°C exceeds CellularRAM Workgroup 1.0 specification of -25°C.

- 2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add the current required to drive output capacitance expected in the actual system.
- 3. Is (MAX) values measured with PAR set to full array and at $+85^{\circ}$ C. In order to achieve low standby current, all inputs must be driven to either VccQ or Vss. Is a might be slightly higher for up to 500ms after power-up, or when entering standby mode.
- 4. ISB (TYP) is the average ISB at 25°C and Vcc = VccQ = 1.8V. This parameter is verified during characterization and is not 100 percent tested.

Table 8: Partial-Array Refresh Specifications and Conditions

Notes: 1. IPAR (MAX) values measured at 85°C. IPAR might be slightly higher for up to 500ms after changes to the PAR array partition or when entering standby mode. In order to achieve low standby current, all inputs must be driven to either VccQ or Vss.

Figure 13: Typical Refresh Current vs. Temperature (ITCR)

Table 9: Deep Pow er-Dow n Specifications

Notes: 1. Typical (TYP) Izz value applies across all operating temperatures and voltages.

Table 10: Capacitance

Notes: 1. These parameters are verified in device characterization and are not 100 percent tested.

Figure 14: AC Input/Output Reference Waveform

- Notes: 1. AC test inputs are driven at VccQ for a logic 1 and VssQ for a logic 0. Input rise and fall times (10 percent to 90 percent) $<$ 1.6ns.
	- 2. Input timing begins at VccQ/2.
	- 3. Output timing ends at VccQ/2.

Figure 15: AC Output Load Circuit

Timing Requirements

Table 11: Asynchronous READ Cycle Timing Requirements

Notes: 1. Low-Z to High-Z timings are tested with the circuit shown in Figure 15 on page 16. The High-Z timings measure a 100mV transition from either VOH or VOL toward VccQ/2.

2. High-Z to Low-Z timings are tested with the circuit shown in Figure 15 on page 16. The Low-Z timings measure a 100mV transition away from the High-Z (VccQ/2) level toward either VOH or VOL.

3. Page mode enabled only.

Table 12: Asynchronous WRITE Cycle Timing Requirements

Notes: 1. Low-Z to High-Z timings are tested with the circuit shown in Figure 15 on page 16. The High-Z timings measure a 100mV transition from either VOH or VOL toward VccQ/2.

2. High-Z to Low-Z timings are tested with the circuit shown in Figure 15 on page 16. The Low-Z timings measure a 100mV transition away from the High-Z (VccQ/2) level toward either VOH or VOL.

3. WE# LOW time must be limited to ^tCEM (4 μ s).

Timing Diagrams

Figure 16: Initialization Period

Figure 17: DPD Entry and Exit Timing

Table 13: Initialization Timing Parameters

Figure 18: Load Configuration Register

Figure 19: Asynchronous READ (WE# = VIN)

Figure 20: Page M ode READ (WE# = VIN)

Figure 21: CE#-Controlled Asynchronous WRITE

Figure 22: LB#/UB#-Controlled Asynchronous WRITE

Figure 23: WE#-Controlled Asynchronous WRITE

Package Dimensions

Figure 24: 48-Ball VFBGA

Notes: 1. All dimensions in millimeters.

- 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.
- 3. The MT45W4MW16PCGA uses " green" packaging.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 prodmktg@micron.com [w w w.micron.com Customer Comment Line: 800-932-4992](http://www.micron.com/) M icron, the M logo, and the M icron logo are trademarks of M icron Technology, Inc. All other trademarks are the property of their respective ow ners. CellularRAM is a trademark of M icron Technology, Inc., inside the U.S. and a trademark of Infineon Technologies outside the U.S.

This data sheet contains minimum and maximum limits specified over the complete pow er supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.