19-5843; Rev 2; 1/12

EVALUATION KIT AVAILABLE



## System Power Management for Mobile Handset

### General Description

The MAX8939/MAX8939A power management ICs contain the necessary supplies and features for supporting cell phone designs based on the Intel Mobile Communications (IMC) 61XX 3G platform. Designed to power all peripheral components in the platform, the ICs also provide the necessary signals to control the 61XX baseband processor.

The integrated lithium-ion (Li+) charger is protected up to 28V input and features a protected output voltage for supply of a USB transceiver. Proprietary thermalregulation circuitry limits the die temperature during fast-charging or when the ICs are exposed to high ambient temperatures, allowing maximum charging current without damaging the ICs. A dedicated current regulator is included for driving a charge indicator LED.

Four programmable low-noise, low-dropout linear regulators (LDOs) provide the supply for noise sensitive peripherals. A high power vibrator driver is I2C programmable in 70 PWM levels and 4 output voltages. The ICs also offer two step-up converters; one high power, low voltage (5V) to supply an external audio amplifier or camera flash, and a high voltage (28V) supply for the display and keyboard backlight. Two integrated 25mA current regulators provide independent ramp-up and ramp-down control, programmable through I2C.

The MAX8939/MAX8939A are highly integrated ICs that require very few external components and are available in a compact 2.5mm x 3.0mm, 0.65mm max height wafer level package (WLP).

### Applications

Companion Chip for Cell Phones/Smartphones

### Features

- **Step-Up Converter** 700mA Guaranteed Output Current I2C Programmable Output 3.5V to 5.0V in 16 Steps Over 90% Efficiency On-Chip FET and Synchronous Rectifier Fixed 2MHz PWM Switching Small 2.2µH to 10µH Inductor
- ◆ WLED Boost Converter 28V Max Step-Up Output Voltage 60mA Output Current Integrated nMOS Power Switch Over 90% Efficiency Fixed 2MHz Switching Small 4.7µH to 10µH Inductor Two 25mA Individually Programmable Current **Regulators** I2C Programmable Output Current (50µA to 25.25mA) with 128-Step Pseudo Log Dimming
	- Individually Programmable Ramp (Up/Down) Timers
	- Low Dropout (150mV max)

### **MAXM**

◆ Linear One-Cell Li+ Battery Charger No External MOSFET, Reverse Blocking Diode, or Current-Sense Resistor

Programmable Fast-Charge Current (1.5ARMS max for the MAX8939 or 850mARMS max for the MAX8939A)

Programmable Top-Off Current Threshold Proprietary Die Temperature Regulation Control 4.1V to 10V Input Voltage Range (MAX8939) 4.1V to 6.25V Input Voltage Range (MAX8939A) with Input Overvoltage Protection Up to 28V Low-Dropout Voltage (300mV at 500mA) Input Power-Source Detection Output Input Overvoltage Protected 4.75V Output (SAFE\_OUT) from IN Charge Current Monitor Output Indicator LED Hardware Input Enable 5s Watchdog Feature During Charge

- ◆ Four Low-Noise LDOs 1x 400mA, 2 x 200mA and 1x 100mA Output Current High 65dB (typ) PSRR Low Noise (45µVRMS typ) 1.7V to 3.2V Programmable Output Voltage Low Quiescent Current (25µA typ) 400mA LDO with Hardware Enable Input
- ◆ Vibrator Driver Guaranteed 200mA Output Current Programmable Output Voltage 1.3V to VINVIB Repetition Frequency 23.8kHz PWM Speed Control in 70 steps Active Stop Brake
- ♦ Control Interface for 61XX Baseband MAX8939 Control Through I2C RESET\_IN Reset Input Charger Detect PWR\_ON\_CMP Output IRQ Interrupt Output
- ♦ 2.9V to 5.5V Supply Voltage Range
- ◆ Thermal Shutdown

### Ordering Information



+Denotes a lead(Pb)-free/RoHS-compliant package.  $T = \text{Tape}$  and reel.

*Typical Operating Circuit appears at end of data sheet.*

\_ *Maxim Integrated Products* 1

*For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.*

### ABSOLUTE MAXIMUM RATINGS



Note 1: LX1 has internal clamp diodes to PGND1 and OUT1. LX2 has internal clamp diodes to PGND2 and OUT2. Applications that forward bias these diodes should take care not to exceed the IC package power dissipation limit.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### PACKAGE THERMAL CHARACTERISTICS (Note 2)

WLP

Junction-to-Ambient Thermal Resistance  $(\theta_{JA})$  ..........41°C/W

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

### ELECTRICAL CHARACTERISTICS

(VBATT = 3.7V, VCHG\_IN = 5.0V, circuit of Figure 1, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.)



### ELECTRICAL CHARACTERISTICS (continued)

(VBATT = 3.7V, VCHG\_IN = 5.0V, circuit of Figure 1, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.)





### ELECTRICAL CHARACTERISTICS (continued)

(VBATT = 3.7V, VCHG\_IN = 5.0V, circuit of Figure 1,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.)



### ELECTRICAL CHARACTERISTICS (continued)

(VBATT = 3.7V, VCHG\_IN = 5.0V, circuit of Figure 1, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.)



### ELECTRICAL CHARACTERISTICS (continued)

(VBATT = 3.7V, VCHG\_IN = 5.0V, circuit of Figure 1, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.)



**MAXIM** 

### ELECTRICAL CHARACTERISTICS (continued)

(VBATT = 3.7V, VCHG\_IN = 5.0V, circuit of Figure 1, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.)



### ELECTRICAL CHARACTERISTICS (continued)

(VBATT = 3.7V, VCHG\_IN = 5.0V, circuit of Figure 1, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.)



Note 3: The monitoring voltage is proportional to the charging current with a ratio depending on the programmed fast-charge current. For the current equal to the fast-charge current, the monitoring voltage is typically 1.2V.

Note 4: The maximum CHG\_IN current is the typical value plus 10% for currents up 700mA and the typical value plus 15% for higher currents.

Note 5: LED dropout voltage is defined as the LED\_ to ground voltage when current into LED\_ drops 10% from the value at  $VLED = 0.5V$ .

### Typical Operating Characteristics

(VBATT = 3.7V, circuit of Figure 1,  $TA = +25^{\circ}C$ , unless otherwise noted.)











OUT1 EFFICIENCY vs. LOAD CURRENT

OUT1 STEP-UP CONVERTER



OUT1 VOLTAGE vs. BATTERY VOLTAGE







### Typical Operating Characteristics (continued)

 $(V_{BAT} = 3.7V,$  circuit of Figure 1,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



### OUT1 STEP-UP CONVERTER (CONTINUED)



**MAXIM** 

Typical Operating Characteristics (continued)

(VBATT = 3.7V, circuit of Figure 1,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



MAX8939/MAX8939A **ASECSXAM/CECSXAM** 



**MAXIM** 

### Typical Operating Characteristics (continued)

 $(V_{BAT} = 3.7V,$  circuit of Figure 1,  $T_A = +25^{\circ}C$ , unless otherwise noted.)











Typical Operating Characteristics (continued)

(VBATT = 3.7V, circuit of Figure 1,  $TA = +25^{\circ}C$ , unless otherwise noted.)







### Bump Configuration



### Bump Description



**MAXIM** 

## Bump Description (continued)



### Table 1. Output Summary



\*Subject to valid voltage present at CHG\_IN.



Figure 1. Typical Application Circuit and Block Diagram

MAX8939/MAX8939A

**AesesXAM/esesXAM** 



Figure 2. MAX8939/MAX8939A State Diagram



MAX8939/MAX8939A

### Detailed Description Startup and Power States

To guarantee the correct startup of the MAX8939/ MAX8939A, an internal power-on reset is generated after the first connection of the battery. This resets the I2C registers to the default values. The ICs are then in reset state. The reset state is a low power level, where the I2C interface is disabled and it is not possible to read or write to any register. The ICs stay in reset state as long as VBATT is below the UVLO upper threshold. When the battery voltage exceeds the UVLO upper threshold, the ICs enter the standby state and the I2C bus can be written to. The typical response time of the UVLO detection is 50µs.

The UVLO upper threshold can be reached three ways:

- Fully charge battery is inserted and **RESET** is logic-high.
- RESET changes from logic-low to logic-high and VBATT > VUVLO\_UPPER.
- Charger is detected and CHG is logic-low.

Standby is a low-power state where the I2C is ready for read/write operations and enables the different power units (Table 1). If a unit is enabled through I2C or CHG\_IN is powered, the bandgap and internal oscillator are started and the ICs move to the active state. The ICs stay in the active state until the last unit (including the charger) is disabled.

#### *Reset*

The ICs enter the reset state when the battery voltage drops below the UVLO lower threshold. In reset, all registers are reset except the STATUS and EVENT registers that retain their values as long as the battery is connected. In reset, all power units are disabled and only the UVLO and CHG\_IN detection circuitry is active. If a fully charged battery is inserted or a charger is detected, the ICs enter standby. If a valid charger is connected, the state machine enables the PWR\_ON\_CMP generator and an interrupt is sent to the host when above the UVLO upper threshold. When a valid charger is detected while in the reset state, the SAFE\_OUT LDO is enabled and the charger begins precharging the battery.

#### *Shutdown*

The shutdown state is an extremely low-power state. To enter shutdown, hold RESET logic-low.

In shutdown, all the internal blocks are disabled except the CHG\_IN detection. If CHG\_IN is asserted, the ICs move to the reset state and starts charging with the default settings. When entering from shutdown, the charger is reset and the PWR\_ON\_CMP generator is

enabled. If the charger is removed, the ICs move back to the shudown state if RESET is still logic-low.

#### Linear Regulators

The ICs' charger uses voltage, current, and thermalcontrol loops to charge a single Li+ cell and to protect the battery. A complete charge cycle covers four states: prequalification (precharge), constant current fastcharge (CC), constant voltage top-off (CV), and charge complete (done). If the battery voltage is below 2.55V, the charger is pre-charging with 90mA until prequalification upper threshold is reach or the maximum precharge time (30min) reached. When the charger is in precharge mode, an LED indicator (LED3) and the SAFE\_OUT LDO are turned on; all other functions are disabled.

Once the battery voltage has passed the prequalification upper threshold, the charger enters the fast-charge stage. An analog soft-start is used when entering fast charge to reduce inrush current on the input supply. When fast-charge is in progress, a safety timer is enabled and STATUS can be read out of register 0x02 bit 4. The fastcharge current and safety timer are programmable through the I2C interface. The default battery regulation voltage (VSET) is 3.6V (MAX8939) or 3.5V (MAX8939A), but can be programmed to 4.15V, 4.2V, or 4.25V for the MAX8939, or 3.85V, 4.05V, or 4.15V for the MAX8939A.

When the battery voltage reaches VSET, the charger changes to top-off mode (CV). When entering top-off, an IRQ is flagged to indicate that the charger is in constant voltage mode. Top-off mode keeps the voltage constant and the current falls slowly until the top-off current threshold is reached. An  $\overline{IRQ}$  is flagged to indicate charge is done. The top-off current threshold is a percentage of the fast-charge current, the threshold is programmable. When the top-off current threshold is set to 0% and restart is disabled, the top-off mode continues until the top-off timer expires. The top-off timer is programmable and can also be disabled. With the top-off threshold set to 0% and top-off timer disabled, the charger continuously charges the battery with a constant voltage and decreasing charge current. This makes it possible to control the charge algorithm through software, without influence of automatic maintaining charge.

To qualify charge as done, the current has to be below topoff current threshold or a timeout has occurred. To maintain the battery voltage, the charger can be programmed to restart once the battery voltage drops below a programmable threshold. When restart is enabled and the battery voltage drops below the restart threshold, the charger starts a new charging cycle by entering fast-charge.



If restart is disabled, the charger stops charging when done and does not maintain the battery voltage. When charge done occurs, an  $\overline{\text{IRQ}}$  is sent to the host and a flag is set in register 0x03. Reading the register disables the charger. The charger can be enabled by writing to register 0x09 bit 0 (CHG\_EN). If one of the safety timers (fast-charge or top-off) expires, an interrupt is sent to the host and a flag is set in register 0x03. The charger is disabled 5s after the safety times out.

If, at any point while charging the battery, the die temperature approaches the thermal regulation threshold (+100°C default), the ICs reduce the charging current so that the die temperature does not increase. This feature not only protects the ICs from overheating, but also allows the higher charge current without risking damage to the system.

Note all charger registers are reset to their default settings by power-on reset (POR) or RESET.

#### *Charge On/Off Control*

CHG is a logic hardware control input. Logic-high disables the charger and logic-low enables the charger.

- 1.  $\overline{CHG}$  = logic-high, the charger is disabled when power pluck is asserted on CHG\_IN, a flag is set in register 0x04, and an interrupt occurs.
- 2. CHG = Logic-low, the charger is enabled and starts charging if charging conditions are within operating limits.

Once the CHG\_CONTROL\_A register 0x09 is accessed either by reading or writing, the CHG is ignored. When CHG changes status after register 0x09 has been accessed, only STATUS and EVENT\_A register is updated and an interrupt occurs. The CHG\_EN bit in CHG\_CONTROL\_A register 0x09 is always [1] by default. The CHG\_EN does not follow the status of CHG, and the charger is enabled just by reading the CHG\_CONTROL\_A register 0x09 and CHG is ignored. To avoid the charger enabling just by accessing the CHG\_CONTROL\_A register 0x09, write [0] in the CHG\_EN bit.

If the CHG\_IN is reconnected, the CHG is reset and the status of the charger is following the logic level on  $\overline{\text{CHG}}$ , as long CHG\_CONTROL\_A register 0x09 is not affected.

#### *SAFE\_OUT*

SAFE\_OUT is an LDO powered from the CHG\_IN input. SAFE\_OUT is enabled when a charger is detected (4.1V  $<$  VCHG IN  $<$  10V (MAX8939) or 6.25V (MAX8939A)) and provides a protected output regulated to 4.9V (5V max). Typically, SAFE\_OUT is used to power low-voltage USB systems and the precharge indicator.



Figure 4. Watchdog Timing Diagram

#### *Indicator LED*

The LED3 output sinks 3mA (typ) to drive an indicator LED. LED3 is on by default and can be controlled by the host by I2C (bit 7 of the REG\_CONTROL register). Typically, this LED indicates charge status and SAFE\_OUT powers the LED as shown in Figure 1.

#### *Charge Current Monitor (CHG\_MON)*

CHG\_MON is an analog output used to monitor the charge current. CHG\_MON outputs a voltage proportional to the charge current with 1.2V corresponding to the programmed fast-charge current.

The CHG\_MON output includes ripple from loads on the battery. If this is not desired, connect a small  $0.01\mu$ F to  $0.1\mu$ F capacitor at the input of the ADC to filter the ripple.

#### *Charger Watchdog Timer*

During battery fast-charge, a watchdog monitoring function can be activated to ensure that the host processor has control of the charge algorithm. The watchdog timer is enabled through register REG\_CONTROL bit WD\_EN. When the charger is enabled by CHG\_EN or CHG\_IN, the watchdog timer starts counting. Within 5s of enabling the charger, the host must read or write register 0x09 or 0x0A to indicate it is alive. This resets the watchdog timer and the host must continue to read or write register 0x09 or 0x0A in intervals of under 5s. If the host takes more than 5s for reading or writing these registers, the watchdog timer expires, generates an interrupt, flags the watchdog timeout in register 0x03, and disables the charger.



#### Linear Regulators

The ICs include four low-dropout linear regulators (LDOs). All LDOs are designed for low dropout, low noise, high PSRR, and low quiescent current to maximize battery life. When the battery voltage is above the UVLO upper threshold, the ICs' LDOs are ready to be turned on through the I2C interface. The guaranteed current drive capabilities for the LDOs are 400mA for LDO1, 200mA for LDO2 and LDO3, and 100mA for LDO4. The output voltage for each LDO is programmable through the I2C interface from 1.7V to 3.2V in 0.1V steps.

LDO1 can be enabled through a hardware pin LDO1\_EN. By connecting this pin to a logic-high level, the LDO enables automatically when the UVLO upper threshold is reached. The LDO can also be controlled by the LDO1\_EN bit of the REG\_CONTROL. When the LDO1 EN bit is written to, the LDO1 enable state reflects the value written, overriding the state of the LDO1\_EN pin. When the state of the LDO1\_EN pin changes, the LDO1 enable state is determined by the new state of the LDO1\_EN pin, overriding the LDO1\_EN bit value. This allows the system software to reduce quiescent power consumption by turning off LDO1 without impacting other logic that may utilize the same hardware control used for the LDO1\_EN pin.

#### Interrupt Request (IRQ)

IRQ is an active-low, open-drain output signal (requires an external pullup resistor) that indicates that an interrupt event has occurred and that the event and status information are available in the event/status registers. Such information includes temperature and voltages inside the ICs fault conditions, etc. The event registers hold information about events that have occurred in the ICs. Events are triggered by a status change in the monitored signals. When an event bit is set in the event register, the  $\overline{\text{IRQ}}$  signal is asserted (unless  $\overline{\text{IRQ}}$  is masked by a bit in the IRQ mask register). The  $\overline{IRQ}$  is also masked during power-up and is not released until the event registers have been read. Each event register is reset to its initial condition after being read. The  $\overline{\text{IRQ}}$  is not released until all the event registers have been read. New events that occur during read-out of the event registers are held until all the event registers have been read to, ensuring that the host processor does not miss them.

#### PWR\_ON\_CMP

PWR\_ON\_CMP is an open-drain output used to wake-up a sleeping baseband. PWR, ON, CMP is activated when

a charger is detected (V<sub>CHG</sub> IN is between 4.1V and 10V (MAX8939) or 6.25V (MAX8939A)) and the battery voltage is above the UVLO threshold. If the battery has already reached the UVLO upper threshold, the charger is detected by a rising edge. When such an event is detected, the ICs start pulsing the PWR\_ON\_CMP output every 50ms, with a duty cycle of 98%. See Figure 5.

The event is also signaled by  $\overline{IRQ}$ , which is asserted when the UVLO upper threshold is reached and the CHG\_DET bit is set in register 0x04 (bit 6). The ICs continue pulsing PWR\_ON\_CMP until the EVENT registers are read, then the register is cleared and PWR\_ON\_CMP and  $\overline{IRQ}$  return to high impedance.

The events causing the PWR\_ON\_CMP activation are triggered by a rising edge signal that must remain valid for the duration of a 10ms debounce filter.

#### **RESET IN**

RESET\_IN is an active-low input signal to the ICs and is used to provide a full system reset inside the ICs. As long as RESET\_IN is asserted, the ICs are not able to do anything (except the charger), until RESET\_IN is released. All registers are cleared except the STATUS and EVENT registers. When RESET\_IN is asserted, the EVENT\_B bit RESET is set. If the CHG\_IN voltage is valid and RESET\_  $\overline{IN}$  is asserted, the charger operates in its default state.



Figure 5. Wake-Up Sequence



#### OUT1 Step-Up DC-DC Converter

OUT1 is a fixed-frequency PWM step-up converter. The converter switches an internal power MOSFET and synchronous rectifier at a constant 2MHz frequency with varying duty cycle up to 75% to maintain constant output voltage as the input voltage and load current vary. Internal circuitry prevents any unwanted subharmonic switching in the critical step-down/step-up region by forcing a minimum 8% duty cycle.

OUT1 delivers up to 700mA to the load at a voltage programmable through I2C from 3.5V to 5V in 100mV steps.

#### *Soft-Start OUT1*

OUT1 soft-starts by charging CCOMP1 with a 100µA current source. During this time, the internal MOSFET is switching at the minimum duty cycle. Once VCOMP1 rises above 1V, the duty cycle increases until the output voltage reaches the desired regulation level. COMP1 is pulled to ground with a 30 $\Omega$  internal resistor during UVLO or shutdown.

#### OUT2 White LED Driver

OUT2 is the output from the step-up DC-DC converter for driving white LEDs. The converter is able to drive up to 60mA at up to 28V. The step-up converter is adaptive connected to the two low-dropout LED current regulators. The step-up converter operates at a fixed 2MHz switching frequency, enabling the use of very small external components to achieve a compact circuit area. For improved efficiency, the step-up converter automatically operates in pulse-skipping mode at light loads.

#### *Soft-Start OUT2*

From shutdown, once LED1 or LED2 is enabled through the I2C interface, the step-up converter prepares for soft-start. CCOMP2 is quickly pulled to 1V by an internal pullup clamp. Since the LED\_ feedback node voltage is less than the regulation threshold (0.35V typ),  $40\mu A$ current is sourced from the error amplifier and further charges CCOMP2. Once VCOMP2 reaches 1.25V, the step-up converter starts switching at a reduced duty

cycle. As V<sub>COMP2</sub> rises, the step-up converter duty cycle increases.

When VLED1 or VLED2 reaches 0.35V (typ), the error amplifier stops sourcing current to CCOMP2, soft-start ends, and the control loop achieves regulation as VLED\_ settles. The V<sub>COMP2</sub> where the step-up converter exits soft-start depends on the load. A 2.5V upper limit to VCOMP2 is imposed to aid in transient recovery and to allow maximum output for low input voltages. CCOMP2 is discharged to ground through a  $20k\Omega$  internal resistor whenever the step-up converter is turned off, allowing the device to reinitiate soft-start when it is enabled.

#### *LED1 and LED2 Current Regulators*

Each current regulator drives a series string of LEDs. The maximum number of LEDs depends of maximum forward voltage of the LEDs at the maximum desired current. The total forward voltage of the LED string must be below 27.65V. The LED current is independently programmed using the I<sup>2</sup>C interface from 50µA to 25.25mA with a 128step logarithmic dimming scheme.

#### *Ramp-Up/-Down*

The ICs' LED current regulators provide ramp- up and ramp-down functionality for smooth transitions between different brightness settings. A controlled ramp is used when the LED current level is changed, and when the LEDs are enabled or disabled. LED1 and LED2 have individual ramp control, making it possible to ramp different groups at different rates. The ramp-up and ramp-down times are controlled by the LED\_\_RU and LED\_\_RD control bits, and the ramps are enabled/disabled by the LED\_\_RAMP\_EN bits. The ICs increase or decrease the current one step every tRAMP/32 until the target LED current is reached.

#### *Open/Short Detection*

The ICs include comparators to detect open or shorted LEDs on LED1 and LED2. One comparator on each LED\_ output detects when the voltage falls below 100mV, indicating an open LED fault. Another compara-



Figure 6. Ramp-Up/Ramp-Down

tor on each LED\_ output detects when the voltage rises above VOUT2 - 1V, indicating a shorted LED fault. The fault-detection comparators are enabled only when the corresponding LED\_ current regulator is enabled and provides a continuous monitor of the current regulator conditions.

Once a fault is detected, it is flagged in the EVENT\_B register and the IRQ signal is asserted (unless masked in the IRQ\_MASK\_B register).

#### *Overvoltage Protection*

If the voltage on the OUT2 rises above 28V (typ), the LED driver is put into the shutdown state. This protects the ICs from excessive voltage in the event of an opencircuit LED.

Vibrator Driver The vibrator driver is an LDO with PWM control (see Figure 7). The LDO output voltage is programmable through I<sup>2</sup>C to 1.3V, 2.5V, 3.0V, and V<sub>BATT</sub>.

The vibrator driver is driven with a PWM signal of duty cycle from 0% to 83% or 100%, with a repetition frequency of 23.8kHz divided into 84 steps. A PWM ratio set to greater than 83 results in the vibrator output being permanently enabled (100%). Figure 8 shows the output waveform at different output voltage and PWM settings. The duty cycle is set by the I2C interface, with a value greater than 0 enabling the PWM mode of operation. By using the enable/disable, an active stop is activated. When the vibrator is disabled, an nFET switch turns on



Figure 7. Vibrator Driver



Figure 8. Vibrator Driver PWM Output

and shorts the vibrator to ground. At the same time the nFET switch works as a recovery diode to protect against reverse voltage from the vibrator.

The ICs include current protection that limits the current in case the vibrator motor locks up.

#### Thermal Shutdown

The ICs monitor the die temperature at the charger and each LDO and DC-DC regulator. When the temperature exceeds  $+160^{\circ}$ C, the individual regulator is shutdown is shutdown. Once the die cools by  $20^{\circ}$ C, the regulator may be reenabled through the I2C interface.

The charger has independent thermal control circuitry that lowers the charge current to regulate the die temperature during the charge.

#### I2C Serial Interface

The serial bus consists of a bidirectional serial-data line (SDA) and a serial-clock input (SCL). See Figure 9. The ICs are slave-only devices, relying upon a master to generate the clock signal. The master initiates data transfer on the bus and generates SCL to permit data transfer. The I2C slave address is 0x62 for write operations and 0x63 for read operations.

I2C is an open-drain bus. SDA and SCL require pullup resistors (500 $\Omega$  or greater). Optional (24 $\Omega$ ) resistors in series with SDA and SCL protect the IC inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus signals.



Figure 9. I2C Master/Slave Configuration



Figure 10. I2C Bit Transfer

#### *Data Transfer*

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse (see Figure 10). Changes in SDA while SCL is high are control signals (see the START and STOP Conditions section for more information).

Each transmit sequence is framed by a START (S) condition and a STOP (P) condition. Each data packet is 9 bits long; 8 bits of data followed by the acknowledge bit. The ICs support data transfer rates with SCL frequencies up to 400kHz.

#### *START and STOP Conditions*

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a lowto-high transition on SDA, while SCL is high (Figure 11).

A START condition from the master signals the beginning of a transmission to the ICs. The master terminates transmission by issuing a not acknowledge followed by a STOP condition (see the Acknowledge section for more information). The STOP condition frees the bus. To issue a series of commands to the slave, the master may issue REPEATED START (Sr) commands instead of a STOP command to maintain control of the bus. In general, a REPEATED START command is functionally equivalent to a regular start command.

When a STOP condition or incorrect address is detected, the ICs internally disconnect SCL from the serial interface until the next START condition, minimizing digital noise and feedthrough.

Both the master and the ICs (slave) generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each 9-bit data packet. To generate an acknowledge (A), the receiving device must pull SDA



Figure 11. I2C START and STOP Conditions

#### *Acknowledge*

low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse (Figure 12). To generate a not acknowledge (NA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

#### *Slave Address*

A bus master initiates communication with a slave device (ICs) by issuing a START condition followed by the slave address. The slave address byte consists of 7 address bits (0110001) and a read/write bit ( $R/\overline{W}$ ). After receiving the proper address, the ICs issue an acknowledge by pulling SDA low during the ninth clock cycle.

#### *Write Operations*

The ICs recognize the write byte protocol as defined in the SMBus™ specification and shown in section A of Figure 13. The write byte protocol allows the I2C master device to send 1 byte of data to the slave device. The write byte protocol requires a register pointer address for the subsequent write. The ICs acknowledge any register pointer even though only a subset of those registers actually exists in the device. The write byte protocol is as follows:

- 1) The master sends a START command.
- 2) The master sends the 7-bit slave address followed by a write bit (0x62).





SMBus is a trademark of Intel Corp.

- AAX8933/MAX8939A MAX8939/MAX8939A
	- 3) The addressed slave asserts an acknowledge by pulling SDA low.
	- 4) The master sends an 8-bit register pointer.
	- 5) The slave acknowledges the register pointer.
	- 6) The master sends a data byte.
	- 7) The slave updates with the new data.
	- 8) The slave acknowledges the data byte.
	- 9) The master sends a STOP condition.

In addition to the write-byte protocol, the ICs can write to multiple registers as shown in section B of Figure 13. This protocol allows the I2C master device to address the slave only once and then send data to a sequential block of registers starting at the specified register pointer.

Use the following procedure to write to a sequential block of registers:

- 1) The master sends a START command.
- 2) The master sends the 7-bit slave address followed by a write bit (0x62).
- 3) The addressed slave asserts an acknowledge by pulling SDA low.
- 4) The master sends the 8-bit register pointer of the first register to write.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a data byte.
- 7) The slave updates with the new data.
- 8) The slave acknowledges the data byte.
- 9) Steps 6 to 8 are repeated for as many registers in the block, with the register pointer automatically incremented each time.
- 10) The master sends a STOP condition.

#### *Read Operations*

The method for reading a single register (byte) is shown in section A of Figure 14. To read a single register:

- 1) The master sends a START command.
- 2) The master sends the 7-bit slave address followed by a write bit (0x62).
- 3) The addressed slave asserts an acknowledge by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a repeated START condition.
- 7) The master sends the 7-bit slave address followed by a read bit (0x063).
- 8) The slave asserts an acknowledge by pulling SDA low.
- 9) The slave sends the 8-bit data (contents of the register).



Figure 13. Writing to the MAX8939/MAX8939A

- 10) The master asserts a not acknowledge by keeping SDA high.
- 11) The master sends a STOP condition.

In addition, the ICs can read a block of multiple sequential registers as shown in section B of Figure 14. Use the following procedure to read a sequential block of registers:

- 1) The master sends a START command.
- 2) The master sends the 7-bit slave address followed by a write bit (0x62).
- 3) The addressed slave asserts an acknowledge by pulling SDA low.
- 4) The master sends an 8-bit register pointer of the first register in the block.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a REPEATED START condition.
- 7) The master sends the 7-bit slave address followed by a read bit (0x063).
- 8) The slave asserts an acknowledge by pulling SDA low.
- 9) The slave sends the 8-bit data (contents of the register).
- 10) The master asserts an acknowledge by pulling SDA low when there is more data to read, or a not acknowledge by keeping SDA high when all data has been read.
- 11) Steps 9 and 10 are repeated for as many registers in the block, with the register pointer automatically incremented each time.
- 12) The master sends a STOP condition.





Figure 15. I2C Timing Diagram

**MAXIM** 

## Table 2. Register Access Types



## Table 3. Operating Mode



### Table 4. CHIP\_ID1





### Table 5. CHIP\_ID2





### Table 6. STATUS





### Table 7. EVENT\_A





### Table 8. EVENT\_B





*Note:* The EVENT registers hold information about events that have occurred in MAX8939/MAX8939A. Events are triggered by a change in the status registers, which contains the status of the monitored signals. When an EVENT bit is set in the event register the  $\overline{IRQ}$  signal shall be asserted (unless the  $\overline{IRQ}$  is to be masked by a bit in the  $\overline{IRQ}$  mask register). The  $\overline{IRQ}$  is also masked during the power-up sequence and are not released until the event registers have been read for the first time. The event registers are automatically cleared during read-out operation automatically. The event registers may be read-out in page mode. New events that occur during read-out are delayed before they are passed to the event register, ensuring that the host controller does not miss them.

### Table 9. IRQ\_MASK\_A





### Table 10. IRQ\_MASK\_B





### Table 11. REG\_CONTROL





## Table 12. LDO1, LDO2





### Table 12. LDO1, LDO2 (continued)



### Table 13. LDO3, LDO4





### Table 14. BOOST1





### Table 15. CHG\_CONTROL\_A





**MXXVIVI** 

### Table 15. CHG\_CONTROL\_A (continued)



*Note:* Accessing this register resets the watchdog timer. Fast-charge current values are maximum value. Real current may be lower by 10%.

### Table 16. CHG\_CONTROL\_B





*Note:* Accessing this register resets the watchdog timer.

### Table 17. LED\_RAMP\_1





### Table 18. LED\_RAMP\_2





Table 19. LED1



WIXKIW

### Table 20. LED2



Table 21. VIB





### Applications Information

#### Inductor Selection

The OUT1 step-up converter is designed to use a 2.2µH to 10µH inductor (see Table 22). To prevent core saturation, ensure that the inductor saturation current rating exceeds the peak inductor current for the application. Calculate the worst-case peak inductor current with the following formula:



The OUT2 LED driver is optimized for using a 10µH inductor, although larger or smaller inductors may be used. Using a smaller inductance results in discontinuous current mode operation over a larger range of output power, whereas use of a larger inductance results in continuous conduction for most of the operating range.

To prevent core saturation, ensure that the inductor's saturation current rating exceeds the peak inductor current for the application. For larger inductor values and continuous conduction operation, calculate the worstcase peak inductor current with the following formula:

$$
I_{PEAK} = \frac{V_{OUT} \times I_{OUT(MAX)}}{0.9 \times V_{IN(MIN)}} + \frac{V_{IN(MIN)} \times 0.5 \mu s}{2 \times L}
$$

For small values of L in discontinuous conduction operation, IPEAK is 860mA (typ). Table 23 provides a list of recommended inductors.

#### Capacitor Selection

Ceramic capacitors are recommended due to their low ESR. Ensure that the capacitor maintains its capacitance over temperature and DC bias. Generally ceramic capacitors with X5R or X7R temperature characteristics perform well. Note that some small size ceramic capacitors fail to maintain their capacitance when a DC bias is applied and should be avoided. Place the capacitors as close as possible to the IC.

The recommended input and output capacitor values are shown in Figure 1, however, larger value capacitors can be used to further reduce ripple at the expense of size and higher cost.

#### Compensation

The OUT1 step-up converter is compensated for stability through an external compensation network from COMP1 to ground. A 2200pF ceramic capacitor is recommended.

The OUT2 LED driver is compensated for stability through an external compensation network from COMP2 to ground. A 0.22µF ceramic capacitor is recommended for most applications. Higher CCOMP2 values increase soft-start duration, as well as the time delay between enabling the step-up converter to initiating soft-start. See the Soft-Start OUT2 section for more information.

<b>MANUFACTURER</b>	<b>PART</b>	<b>INDUCTANCE</b> $(\mu H)$	<b>DCR</b> $(m\Omega)$	<b>ISAT</b> (A)	<b>DIMENSIONS</b> (LTYP X WTYP X HMAX) (mm)
Cooper (Coiltronics)	SD3114	2.2	110	1.74	$3.0 \times 3.0 \times 1.45$
<b>FDK</b>	MIPF2520	2.2	80	1.3	$2.5 \times 2.0 \times 1.0$
	MIPW3226	2.2	100	1.1	$3.2 \times 2.6 \times 1.0$
<b>TDK</b>	VLS3012ET <b>VLS3010T</b>	2.2 10	80 390	1.35 0.65	$3 \times 3 \times 1.2$ $3 \times 3 \times 1.0$
<b>TOKO</b>	DE2812C	2.7	75	1.8	$3.0 \times 3.2 \times 1.2$
	<b>DE2812C</b>	10	325	0.78	$3.0 \times 3.2 \times 1.2$

Table 22. Recommended Inductors for L1

Table 23. Recommended Inductors for L2

<b>MANUFACTURER</b>	<b>PART</b>	<b>INDUCTANCE</b> $(\mu H)$	<b>DCR</b> $(m\Omega)$	<b>ISAT</b> (A)	<b>DIMENSIONS</b> $(L_{\text{TYP}} \times W_{\text{TYP}} \times H_{\text{MAX}})$ (mm)
<b>TOKO</b>	1098AS-100M		290	0.75	$2.8 \times 3.0 \times 1.2$
	1069AS-220M	22	570	0.47	$3 \times 3 \times 1.8$
<b>FDK</b>	MIP3226D100MI		160	0.9	$3.2 \times 2.6 \times 1.0$

#### Diode Selection

The OUT2 LED converter uses an external rectifier diode. A Schottky diode is recommended due to its fast recovery time and low forward voltage drop. Ensure that the diode's average and peak current rating exceeds the average output current and peak inductor current. In addition, the diode's reverse breakdown voltage must exceed the maximum VOUT2.

PCB Layout Due to fast switching waveforms and high current paths, careful PCB layout is required. Minimize trace lengths between the IC and the inductor, the diode, the input capacitor, and the output capacitor. Minimize trace lengths between the input and output capacitors and the

ICs' ground terminal, and place input and output capacitor grounds as close together as possible. Use separate power ground and analog ground copper areas, and connect them together at the output capacitor ground. Keep traces short, direct, and wide.

Keep noisy traces, such as the LX\_ node trace, away from sensitive analog circuitry. For improved thermal performance, maximize the copper area of the LX\_ and PGND\_ traces. Refer to the MAX8939/MAX8939A Evaluation Kit for an example layout.

### Chip Information

PROCESS: BiCMOS



### Typical Operating Circuit

### Package Information

For the latest package outline information and land patterns (footprints), go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.





### Revision History



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

44 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2012 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.