3.3 V, 2.5 Gb/s Multi Level Clock/Data Input to CML Receiver/Buffer/Translator

NB4N11M

Description

The NB4N11M is a differential 1-to-2 clock/data distribution/translation chip with CML output structure, targeted for high-speed clock/data applications. The device is functionally equivalent to the EP11, LVEP11, SG11 or 7L11M devices. Device produces two identical differential output copies of clock or data signal operating up to 2.5 GHz or 2.5 Gb/s, respectively. As such, NB4N11M is ideal for SONET, GigE, Fiber Channel, Backplane and other clock/data distribution applications.

Inputs accept LVPECL, CML, LVCMOS, LVTTL, or LVDS (See Table 5). The CML outputs are 16 mA open collector (See Figure 18) which requires resistor (R_L) load path to V_{TT} termination voltage. The open collector CML outputs must be terminated to V_{TT} at power up. Differential outputs produces current–mode logic (CML) compatible levels when receiver loaded with 50 Ω or 25 Ω loads connected to 1.8 V, 2.5 V or 3.3 V supplies (see Figure 19). This simplifies device interface by eliminating a need for coupling capacitors.

The device is offered in a small 8-pin TSSOP package.

Application notes, models, and support documentation are available at www.onsemi.com.

Features

- Maximum Input Clock Frequency > 2.5 GHz
- Maximum Input Data Rate > 2.5 Gb/s
- Typically 1 ps of RMS Clock Jitter
- Typically 10 ps of Data Dependent Jitter @ 2.5 Gb/s, $R_L = 25 \Omega$
- 420 ps Typical Propagation Delay
- 150 ps Typical Rise and Fall Times
- Operating Range: V_{CC} = 3.0 V to 3.6 V with V_{EE} = 0 V and V_{TT} = 1.8 V to 3.6 V
- Functionally Compatible with Existing 2.5 V / 3.3 V LVEL, LVEP, EP, and SG Devices
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant




ON Semiconductor®

www.onsemi.com

8 <

TSSOP-8 DT SUFFIX CASE 948R

MARKING DIAGRAM*



*For additional marking information, refer to Application Note <u>AND8002/D</u>.




Figure 1. Functional Block Diagram

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.






Table 1. Pin Description

| Pin | Name | I/O | Description |
|-----|-----------------|---|--|
| 1 | Q0 | CML Output | Noninverted differential output. Typically receiver terminated with 50 Ω resistor to V _{TT} . Open collector CML outputs must be terminated to V _{TT} at powerup. |
| 2 | <u>Q0</u> | CML Output | Inverted differential output. Typically receiver terminated with 50 Ω resistor to V _{TT} . Open collector CML outputs must be terminated to V _{TT} at powerup. |
| 3 | Q1 | CML Output | Noninverted differential output. Typically receiver terminated with 50 Ω resistor to V _{TT} . Open collector CML outputs must be terminated to V _{TT} at powerup. |
| 4 | <u>Q1</u> | CML Output | Inverted differential output. Typically receiver terminated with 50 Ω resistor to V _{TT} . Open collector CML outputs must be terminated to V _{TT} at powerup. |
| 5 | V _{EE} | - | Negative supply voltage. |
| 6 | D | LVPECL, CML, HSTL, LVCMOS, LVDS, LVTTL Input | Inverted differential input. |
| 7 | D | LVPECL, CML, HSTL, LVCMOS, LVDS, LVTTL Input | Noninverted differential input. |
| 8 | V _{CC} | - | Positive supply voltage. |

Table 2. ATTRIBUTES

| Characteristics | Value |
|--|----------------------|
| ESD Protection Human Body Model Machine Model | > 1000 V > 70 V |
| Moisture Sensitivity (Note 1) 8–TSSOP | Level 3 |
| Flammability Rating Oxygen Index: 28 to 34 | UL 94 V-0 @ 0.125 in |
| Transistor Count | 197 |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test | |

1. For additional information, see Application Note AND8003/D.

Table 3. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
|------------------|--|--|--|--|--------------|
| V _{CC} | Positive Power Supply | V _{EE} = -0.5 V | | 4 | V |
| V_{EE} | Negative Power Supply | V _{CC} = +0.5 V | | -4 | V |
| VI | Positive Input Negative Input | V _{EE} = 0 V V _{CC} = 0 V | $V_{I} = V_{CC} + 0.4 V$ $V_{I} = V_{EE} - 0.4 V$ | 4 4 | V V |
| V _O | Output Voltage Minimum Maximum | | | V _{EE} + 600 V _{CC} + 400 | mV mV |
| T _A | Operating Temperature Range | | | -40 to +85 | °C |
| T _{stg} | Storage Temperature Range | | | -65 to +150 | °C |
| θ_{JA} | Thermal Resistance (Junction-to-Ambient) (Note 2) | 0 lfpm 500 lfpm | TSSOP-8 TSSOP-8 | 190 130 | °C/W °C/W |
| θ_{JC} | Thermal Resistance (Junction-to-Case) | 1S2P (Note 2) | TSSOP-8 | 41 to 44 | °C/W |
| T _{sol} | Wave Solder | < 3 Sec @ 260°C | | 265 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
JEDEC standard multilayer board – 1S2P (1 signal, 2 power) with 8 filled thermal vias under exposed pad.

| Symbol | Characteristic | Min | Тур | Max | Unit |
|-----------------------|--|------------------------|-----------------------|-----------------------|------|
| I _{CC} | Power Supply Current (Inputs and Outputs Open) | | 25 | 35 | mA |
| R _L = 50 Ω | 2, V _{TT} = 3.6 V to 2.5 V | | | | |
| V _{OH} | Output HIGH Voltage (Note 3) | V _{TT} – 60 | V _{TT} – 10 | V _{TT} | mV |
| V _{OL} | Output LOW Voltage (Note 3) | V _{TT} – 1100 | V _{TT} – 800 | V _{TT} – 640 | mV |
| V _{OD} | Differential Output Voltage Magnitude | 640 | 780 | 1000 | mV |
| R _L = 25 Ω | 2, V _{TT} = 3.6 V to 2.5 V \pm 5% | | | | |
| V _{OH} | Output HIGH Voltage (Note 3) | V _{TT} – 60 | V _{TT} – 10 | V _{TT} | mV |
| V _{OL} | Output LOW Voltage (Note 3) | V _{TT} – 550 | V _{TT} – 400 | V _{TT} – 320 | mV |
| V _{OD} | Differential Output Voltage Magnitude | 320 | 390 | 500 | mV |
| R _L = 50 Ω | $P, V_{TT} = 1.8 \text{ V} \pm 5\%$ | | | | |
| V _{OH} | Output HIGH Voltage (Note 3) | V _{TT} – 170 | V _{TT} – 10 | V _{TT} | mV |
| V _{OL} | Output LOW Voltage (Note 3) | V _{TT} – 1100 | V _{TT} – 800 | V _{TT} – 640 | mV |
| V _{OD} | Differential Output Voltage Magnitude | 570 | 780 | 1000 | mV |
| R _L = 25 Ω | $P, V_{TT} = 1.8 \text{ V} \pm 5\%$ | | | | |
| V _{OH} | Output HIGH Voltage (Note 3) | V _{TT} – 85 | V _{TT} – 10 | V _{TT} | mV |
| V _{OL} | Output LOW Voltage (Note 3) | V _{TT} – 500 | V _{TT} – 400 | V _{TT} – 320 | mV |
| V _{OD} | Differential Output Voltage Magnitude | 285 | 390 | 500 | mV |
| DIFFERE | NTIAL INPUT DRIVEN SINGLE-ENDED (Figures 14 and 16) | | | | |
| V _{th} | Input Threshold Reference Voltage Range (Note 5) | V _{EE} | | V _{CC} | mV |
| V _{IH} | Single-ended Input HIGH Voltage | V _{th} + 100 | | V _{CC} + 400 | mV |
| V_{IL} | Single-ended Input LOW Voltage | V _{EE} – 400 | | V _{th} – 100 | mV |
| DIFFERE | NTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 15 and 17) | | | | |
| V _{IHD} | Differential Input HIGH Voltage | V _{EE} | | V _{CC} + 400 | mV |
| V _{ILD} | Differential Input LOW Voltage | V _{EE} – 400 | | V _{CC} – 100 | mV |
| V_{CMR} | Input Common Mode Range (Differential Configuration) | V _{EE} | | V _{CC} | mV |
| $ V_{ID} $ | Differential Input Voltage Magnitude (V _{IHD} - V _{ILD}) (Note 7) | 100 | | $V_{CC} - V_{EE}$ | mV |
| C _{IN} | Input Capacitance (Note 7) | | 1.5 | | pF |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

CML outputs require R_L receiver termination resistors to V_{TT} for proper operation. Outputs must be connected through R_L to V_{TT} at power up. The output parameters vary 1:1 with V_{TT}.
 Input parameters vary 1:1 with V_{CC}.
 V_{th} is applied to the complementary input when operating in single-ended mode.
 V_{CMR} (MIN) varies 1:1 with V_{EE}, V_{CMR} max varies 1:1 with V_{CC}.
 Parameter guaranteed by design and evaluation but not tested in production.

| | | –40°C | | | 25°C | | 85°C | | | | |
|--|---|-------------------|-------------------------------|--------------------------------|-------------------|-------------------------------|--------------------------------|-------------------|-------------------------------|--------------------------------|------|
| Symbol | Characteristic | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | Unit |
| V _{OUTPP} | $\begin{array}{l} \text{Output Voltage Amplitude } (\text{R}_{\text{L}} = 50 \ \Omega) \\ & f_{\text{in}} \leq 1 \ \text{GHz} \\ \text{(See Figure 12)} \\ & f_{\text{in}} \leq 1.5 \ \text{GHz} \\ & f_{\text{in}} \leq 2.5 \text{GHz} \end{array}$ | 550 400 150 | 660 640 400 | | 550 400 150 | 660 640 400 | | 550 400 150 | 660 640 400 | | mV |
| V _{OUTPP} | $\begin{array}{l} \text{Output Voltage Amplitude } (\text{R}_{\text{L}} = 25 \ \Omega) \\ f_{\text{in}} \leq 1 \ \text{GHz} \\ \text{(See Figure 12)} \\ f_{\text{in}} \leq 1.5 \ \text{GHz} \\ f_{\text{in}} \leq 2.5 \text{GHz} \end{array}$ | 280 280 100 | 370 360 300 | | 280 280 100 | 370 360 400 | | 280 280 100 | 370 360 400 | | mV |
| f _{DATA} | Maximum Operating Data Rate | 1.5 | 2.5 | | 1.5 | 2.5 | | 1.5 | 2.5 | | Gb/s |
| t _{PLH} , t _{PHL} | Propagation Delay to Output Differential @ 0.5 GHz | 300 | 420 | 600 | 300 | 420 | 600 | 300 | 420 | 600 | ps |
| t _{SKEW} | Duty Cycle Skew (Note 9) Within Device Skew Device to Device Skew (Note 13) | | 2 5 20 | 20 25 100 | | 2 5 20 | 20 25 100 | | 2 5 20 | 20 25 100 | ps |
| UITTER | $\begin{array}{ll} \text{RMS Random Clock Jitter } \text{R}_{L} = 50 \ \Omega \text{ and} \\ \text{R}_{L} = 25 \ \Omega \text{ (Note 11)} & f_{in} = 750 \ \text{MHz} \\ f_{in} = 1.5 \ \text{GHz} \\ f_{in} = 2.5 \ \text{GHz} \\ \text{Peak-to-Peak Data Dependent Jitter } \text{R}_{L} = 50 \ \Omega \\ \text{f}_{DATA} = 1.5 \ \text{Gb/s} \\ \text{(Note 12)} & f_{DATA} = 2.5 \ \text{Gb/s} \\ \text{Peak-to-Peak Data Dependent Jitter } \text{R}_{L} = 25 \ \Omega \\ f_{DATA} = 1.5 \ \text{Gb/s} \\ \text{(Note 12)} & f_{DATA} = 1.5 \ \text{Gb/s} \\ \text{(Note 12)} & f_{DATA} = 2.5 \ \text{Gb/s} \\ \end{array}$ | | 1 1 15 20 5 10 | 3 3 55 85 35 35 | | 1 1 15 20 5 10 | 3 3 55 85 35 35 | | 1 1 15 20 5 10 | 3 3 55 85 35 35 | ps |
| V _{INPP} | Input Voltage Swing/Sensitivity (Differential Configuration) (Note 10) | 100 | | | 100 | | | 100 | | | mV |
| t _r t _f | Output Rise/Fall Times @ 0.5 GHz Q, Q (20% - 80%) | | 150 | 300 | | 150 | 300 | | 150 | 300 | ps |

Table 5. AC CHARACTERISTICS $V_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{EE} = 0 \text{ V}$; (Note 8)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

8. Measured by forcing V_{INPP} (MIN) from a 50% duty cycle clock source. All output loaded with an external $R_L = 50 \Omega$ and $R_L = 25 \Omega$ to V_{TT} . Outputs must be connected through R_L to V_{TT} at power up. Input edge rates 150 ps (20% – 80%).


9. Duty cycle skew is measured between differential outputs using the deviations of the sum of T_{pw-} and T_{pw+} @ 0.5 GHz.


10.VINPP (MAX) cannot exceed V_{CC} - V_{EE}. Input voltage swing is a single-ended measurement operating in differential mode.

11. Additive RMS jitter with 50% duty cycle clock signal.


12. Additive peak-to-peak data dependent jitter with input NRZ data signal (PRBS 2²³-1).

13. Device to device skew is measured between outputs under identical transition @ 0.5 GHz.





NB4N11M






25


TEMPERATURE (°C) Figure 8. Supply Current vs. Temperature 85

15 10


> 5 0 -40
















Figure 14. Differential Input Driven Single-Ended






Figure 15. Differential Inputs Driven Differentially










Figure 18. CML Input and Output Structure




Figure 19. Typical Examples of the Application Interface


ORDERING INFORMATION

| Device | Package | Shipping [†] | | |
|--------------|----------------------|-----------------------|--|--|
| NB4N11MDTR2G | TSSOP-8 (Pb-Free) | 2500 / Tape & Reel | | |

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ECLinPS is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





| DOCUMENT NUMBER: | 98AON00236D | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | | | | |
|---|-------------|---|--|--|--|--|--|
| DESCRIPTION: TSSOP 8 PAGE 1 OF | | | | | | | |
| ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the | | | | | | | |

[©] Semiconductor Components Industries, LLC, 2019

rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales