() IDT.

QUICKSWITCH[®] PRODUCTS 2.5V/ *IDTQS3VH16861* 3.3V 20-BIT FLOW-THROUGH PIN OUT, HIGH BANDWIDTH BUS SWITCH


FEATURES:


- N channel FET switches with no parasitic diode to Vcc
 - Isolation under power-off conditions
 - No DC path to Vcc or GND
 - 5V tolerant in OFF and ON state
- 5V tolerant I/Os
- Low Ron 4Ω typical
- · Flat RON characteristics over operating range
- Rail-to-rail switching 0 5V
- Bidirectional dataflow with near-zero delay: no added ground bounce
- · Excellent RON matching between channels
- Vcc operation: 2.3V to 3.6V
- High bandwidth up to 500 MHz
- LVTTL-compatible control Inputs
- · Undershoot Clamp Diodes on all switch and control Inputs
- Low I/O capacitance, 4pF typical
- Available in TSSOP package

APPLICATIONS:

- · Hot-swapping
- 10/100 Base-T, Ethernet LAN switch
- · Low distortion analog switch
- · Replaces mechanical relay
- ATM 25/155 switching

FUNCTIONAL BLOCK DIAGRAM





The IDT logo is a registered trademark of Integrated Device Technology, Inc

INDUSTRIAL TEMPERATURE RANGE


DESCRIPTION:

The QS3VH16861 HotSwitch with 20-bit flow-though pin out is a high bandwidth bus switch. The QS3VH16861 has very low ON resistance, resulting in under 250ps propagation delay through the switch. The switches are controlled by active low enable (BEx) controls. In the ON state, the switches can pass signals up to 5V. In the OFF state, the switches offer very high impedence at the terminals.

The combination of near-zero propagation delay, high OFF impedance, and over-voltage tolerance makes the QS3VH16861 ideal for high performance communications applications.

The QS3VH16861 is characterized for operation from -40°C to +85°C.

PIN CONFIGURATION



20-BIT FLOW-THROUGH PIN OUT, HIGH BANDWIDTH BUS SWITCH

TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
VTERM(2)	Supply Voltage to Ground	-0.5 to 4.6	V
VTERM(3)	DC Switch Voltage Vs	-0.5 to 5.5	V
VTERM ⁽³⁾	DC Input Voltage VIN	-0.5 to 5.5	V
VAC	AC Input Voltage (pulse width ≤20ns)	-3	V
Ιουτ	DC Output Current (max. current/pin)	120	mA
Tstg	StorageTemperature	-65 to +150	°C

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc terminals.

3. All terminals except Vcc.

CAPACITANCE ($T_A = +25^{\circ}C$, f = 1MHz, $V_{IN} = 0V$, $V_{OUT} = 0V$)

Symbol	Parameter ⁽¹⁾	Тур.	Max.	Unit
CIN	Control Inputs	3	5	pF
Ci/o	Quickswitch Channels (Switch OFF)	4	6	pF
CI/O	Quickswitch Channels (Switch ON)	8	12	рF
NOTE				

1. This parameter is guaranteed but not production tested.

PIN DESCRIPTION

Pin Names	Description
BEx	Active LOW Bus Enable
A0 - A19	Bus A
B 0 - B19	Bus B

FUNCTION TABLE(1)

BE1	BE2	A0 - A9	A10 - A19	Function
L	L	B0 - B9	B10 - B19	Connect
L	Н	B0 - B9	Z	Connect B0 - B9,
				Disconnect B10 - B19
Н	L	Z	B10 - B19	Disconnect B0 - B9,
				Connect B10 - B19
Н	Н	Z	Z	Disconnect

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

Z = High-Impedence

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾

Following Conditions Apply Unless Otherwise Specified: Industrial: TA = -40°C to +85°C, Vcc = $3.3V \pm 0.3V$


Symbol	Parameter	Test Conditions			Min.	Typ. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage	Guaranteed Logic HI	GH	Vcc = 2.3V to 2.7V	1.7		-	V
		for Control Inputs		Vcc = 2.7V to 3.6V	2	_	—	
Vil	Input LOW Voltage	Guaranteed Logic HI	GH	Vcc = 2.3V to 2.7V	—	—	0.7	V
		for Control Inputs		Vcc = 2.7V to 3.6V	—	—	0.8	
lin	Input Leakage Current (Control Inputs)	$0V \le VIN \le VCC$			—	—	±1	μA
loz	Off-State Current (Hi-Z)	$0V \le VOUT \le 5V$, Switches OFF		—	—	±1	μA	
IOFF	Data Input/Output Power Off Leakage	VIN or VOUT 0V to 5V, VCC = 0V		—	—	±1	μA	
		Vcc = 2.3V	VIN = 0V	Ion = 30mA	—	6	8	
Ron	Switch ON Resistance	(Typ. at Vcc = 2.5V)	Vin = 1.7V	/ Ion = 15mA	—	7	9	Ω
		Vcc = 3V	VIN = 0V	ION = 30mA	_	4	6	
			VIN = 2.4V	/ ION = 15mA	_	5	8	

INDUSTRIAL TEMPERATURE RANG

NOTE:

1. Typical values are at Vcc = 3.3V and TA = 25° C, unless otherwise noted.

TYPICAL ON RESISTANCE vs VIN AT Vcc = 3.3V



(Volts)

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Тур.	Max.	Unit
lccq	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc, f = 0	_	1.5	3	mA
Δ lcc	Power Supply Current ^(2,3) per Input HIGH	Vcc = Max., VIN = 3V, f = 0 per Control Input	—	—	30	μA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = 3.3V, A and B Pins Open, Control Inputs	See Typical	ICCD vs Enable	Frequency gra	ph below
		Toggling @ 50% Duty Cycle				

NOTES:


1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.

2. Per input driven at the specified level. A and B pins do not contribute to Δ lcc.

3. This parameter is guaranteed but not tested.

4. This parameter represents the current required to switch internal capacitance at the specified frequency. The A and B inputs do not contribute to the Dynamic Power Supply Current. This parameter is guaranteed but not production tested.

TYPICAL ICCD vs ENABLE FREQUENCY CURVE AT Vcc = 3.3V



ENABLE FREQUENCY (MHz)



 $T_A = -40$ °C to +85°C

		$Vcc = 2.5 \pm 0.2V^{(1)}$		$Vcc = 3.3 \pm 0.3 V^{(1)}$		
Symbol	Parameter	Min. ⁽⁴⁾	Max.	Min. ⁽⁴⁾	Max.	Unit
tPLH	Data Propagation Delay ^(2,3)	—	0.2	—	0.2	ns
t PHL	A to B or B to A					
t PZH	Switch Turn-On Delay	1.5	8.5	1.5	8	ns
tPZL	BEx to xA or xB					
tPHZ	Switch Turn-Off Delay	1.5	7.5	1.5	7.5	ns
tPLZ	BEx to xA or xB					
fBEx	Operating Frequency - Enable ^(2,5)		10	—	20	MHz

INDUSTRIAL TEMPERATURE RAN

NOTES:

1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS.


2. This parameter is guaranteed but not production tested.

3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.2ns at CL = 50pF. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

4. Minimums are guaranteed but not production tested.


5. Maximum toggle frequency for $\overline{\text{BEx}}$ control input (pass voltage > Vcc, VIN = 5V, RLOAD \geq 1M Ω , no CLOAD).

SOME APPLICATIONS FOR HOTSWITCH PRODUCTS



TEST CONDITIONS

Symbol	$Vcc^{(1)}= 3.3V \pm 0.3V$	$Vcc^{(2)}= 2.5V \pm 0.2V$	Unit
VLOAD	6	2 x Vcc	V
Vih	3	Vcc	V
Vт	1.5	Vcc/2	V
Vlz	300	150	mV
Vнz	300	150	mV
CL	50	30	pF



INDUSTRIAL TEMPERATURE RANC

DISABLE

tPLZ

tphz ◄

Иιн

Vт

0V

VLOAD/2

Vol

Vон

٥V

VOL + VLZ

Vон -Vнz

Propagation Delay

VLOAD/2

Vт

Vт

0V

ENABLE

tPZL

SWITCH

CLOSED

SWITCH

OPEN

► tPZH

CONTROL

INPUT

OUTPUT


OUTPUT

HIGH

NORMALLY

LOW

NORMALLY



Test Circuits for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION


Test	Switch
tplz/tpzL	Vload
tphz/tpzh	GND
tPD	Open

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times

ORDERING INFORMATION



Datasheet Document History

06/10/2013

Pg. 1, 8

Updated the Ordering Information by removing non green package version, the "IDT" notation and Adding Tape and Reel information.



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: logichelp@idt.com