

Ph. 480-503-4295 | NOPP@FocusLCD.com

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

Graphic Display Module

Part Number

G126CLGFGL16WTCCXAL

Overview

Graphic COG LCD: 128x64 (77.4x52.4), FSTN, Transflective (positive), 6:00 view, Operating Temp: -20C to +70C, Storage Temp: -30C to +80C, 1/64 Duty, 1/9 Bias, 3.0V LCD, 3.2V LED, RGB LED Backlight, Controller: ST7565R-G, RoHS Compliant.



1. Features


- 1. 128*64 dots
- 8-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 8-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 8-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit parallel bus interface for both 8080 and 6800 series,4-SPI
 9-bit

LCD type	ØFSTN	DFSTN Negative						
	□STN Yellow 0	Green	DSTN	Gray			□STN Blue	Negative
View direction	⊠6 O'clock □12 O'c			'clock				
Rear Polarizer	□Reflective	⊠Tran	☑Transflective			□Transmissive		
Beeldight Type	⊠LED	.ED 🛛 EL		□Internal Power		☑3.2V Input		
Backlight Type		DCCF	L	⊠Ex	☑External Power		□5.0V Input	
Backlight Color	□White	D Blue	9	□ Amber		⊠RGB		
Temperature Range	□Normal		⊠Wide	⊠Wide		□Super Wide		
DC to DC circuit	⊠Build-in				□Not Build-in			
Touch screen	□With				⊠Without			
Font type	□English-Japa	nese	□Englis	DEnglish-European DEnglis		h-Russian	⊠other	

2. MECHANICAL SPECIFICATIONS

Module size	77.4mm(L)*52.4mm(W)* 10.7mm(H)
Viewing area	70.0mm(L)*40.0mm(W)
Dots size	0.48mm(L)*0.48mm(W)
Dots pitch	0.52mm(L)*0.52mm(W)
Weight	Approx.

3. Outline dimension







4. Absolute maximum ratings

Item	Symbol	Min.	Тур.	Max.	Unit
Power voltage logic	VDD-VSS	0.3	-	3.6	
Input voltage	Vin	-0.3	-	VDD+0.3	V
Power supply for LCD	Vo-Vss	-0.3	-	13.5	
Operating temperature range	V _{OP}	-20	-	+70	ŝ
Storage temperature range	Vst	-30	-	+80	U

5. Block diagram





Capacitance 1uF~2.2uF

6. Interface pin description

Pin no.	Symbol	External connection	Function			
1	CS1	MPU	Chip select in serial interface low active			
2	/RST	MPU	External reset PIN. Must be fixed to VDD low active.			
3	A0	MPU	Select registers. 0: instruction; 1: data register			
4	/WR	MPU	Read/write select signal			
5	/RD	MPU	Operation (data read/write) enable signal			
6~11	DB0~DB5	MPU	This is an 8-bit-directional data bus.			
12	DB6/SCL	MPU	SCL: serial clock input			
13	DB7/SDA	MPU	SDA: serial data input			
14	Vdd		Power supply for logic for LCM			
15	Vss		Signal ground for LCM			
16	Vout		DC/DC voltage converter			
17	CAP3P					
18	CAP1N	Power supply				
19	CAP1P		For voltage booster circuit. External capacitor about 0.47uF~2.2Uf.			
20	CAP2P					
21	CAP2N					
22~26	V4~V0		Power supply LCD			
27	C86	MPU	This is the MPU interface switch terminal. C86=H: 6800 C86=L:8080			
28	P/S	MPU	This is the parallel input/serial data input switch terminal. P/S=H: parallel P/S=L: serial			



7. Contrast adjust

The Voltage Regulator Circuit

The step-up voltage generated at VOUT outputs the LCD driver voltage V₀ through the voltage regulator circuit. Because the ST7565R chips have an internal high-accuracy fixed voltage power supply with a 64-level electronic volume


function and internal resistors for the V_0 voltage regulator, systems can be constructed without having to include high-accuracy voltage regulator circuit components. (VREG thermal gradients approximate -0.05%/°C)

(A) When the V₀ Voltage Regulator Internal Resistors Are Used

Through the use of the V_0 voltage regulator internal resistors and the electronic volume function the liquid crystal power supply voltage V_0 can be controlled by commands alone (without adding any external resistors), making it possible to

 $V_{0} = \left(1 + \frac{Rb}{Ra}\right) \bullet V_{EV}$ $= \left(1 + \frac{Rb}{Ra}\right) \bullet \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG}$ $\left[\because V_{EV} = \left(1 - \frac{\alpha}{162}\right) \bullet V_{REG} \right]$

adjust the liquid crystal display brightness. The V₀ voltage can be calculated using equation A-1 over the range where $|V_0| < |V_{OUT}|$.





VREG is the IC-internal fixed voltage supply, and its voltage at Ta = 25°C is as shown in Table 9.

Table 9						
Part no.	Equipment Type	Thermal Gradient	VREG			
ST7565R	Internal Power Supply	–0.05 %/°C	2.1V			

 α is set to 1 level of 64 possible levels by the electronic volume function depending on the data set in the 6-bit electronic volume registers. Table 10 shows the value for α depending on the electronic volume register settings.

Rb/Ra is the V₀ voltage regulator internal resistor ratio, and can be set to 8 different levels through the V₀ voltage regulator internal resistor ratio set command. The (1 + Rb/Ra) ratio assumes the values shown in Table 11 depending on the 3-bit data settings in the V₀ voltage regulator internal resistor ratio register.



			Table 10			
D5	D4	D3	D2	D1	D0	α
0	0	0	0	0	0	63
0	0	0	0	0	1	62
0	0	0	0	1	0	61
			:			:
			:			:
1	1	1	1	0	1	2
1	1	1	1	1	0	1
1	1	1	1	1	1	0

V₀ voltage regulator internal resistance ratio register value and (1 + Rb/Ra) ratio (Reference value)

_	Table 11					
		Register		ST7565R		
	D2	D1	D0	(1) –0.05 %/°C		
ſ	0	0	0	3.0		
	0	0	1	3.5		
	0	1	0	4.0		
	0	1	1	4.5		
	1	0	0	5.0		
	1	0	1	5.5		
	1	1	0	6.0		
	1	1	1	6.5		

Figures 9, 10 show V_0 voltage measured by values of the internal resistance ratio resistor for V_0 voltage adjustment and electric volume resister for each temperature grade model.




Figure 9 : (1) For ST7565R the Thermal Gradient = -0.05%/°C

The V_0 voltage as a function of the V_0 voltage regulator internal resistor ratio register and the electronic volume register.

Setup example: When selecting Ta = 25° C and $V_0 = 7V$ for an ST7565R on which Temperature gradient = $-0.05\%/^{\circ}$ C. Using Figure 9 and the equation A-1, the following setup is enabled. At this time, the variable range and the notch width of the V_0 voltage is, as shown Table 13, as dependent on the electronic volume.



Table 12							
Contents		Register					
contents	D5	D4	D3	D2	D1	D0	
For V_0 voltage regulator	—	—	_	0	1	0	
Electronic Volume	1	0	0	1	0	1	

Table 13

V ₀	Min	Тур	Мах	Units
Variable Range Notch width	5.1 (63 levels)	7.0 (central value) 51	8.4 (0 level)	[V] [mV]

8. Optical characteristics
9. FSTN type display module (Ta=25°C, VDD=3.0V)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit
Viewing	Horizontal	Θ _{x+}		50	60	-	
	HUHZUHlai	Θ _{x-}		50	60	-	
	Vortical	Φ _{y+}		30	40	-	deg
	Vertical	Φ _{y-}		50	60	-	
Contrast ra	atio	Cr		2	5	-	-
Response	time rise	Tr	Ta=25°C	-	150	250	m 0
Response	time fall	Tr		-	200	300	ms

10. Electrical characteristics

DC cha	racteristics
--------	--------------

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage for LCD	V ₀ -V _{ss}	Ta =25℃	8.8	9.0	9.2	V
Supply voltage for logic	Vdd		2.7	3.0	3.3	v
Supply current	DD	Ta=25℃, V _{DD} =3.0V	-	0.5	-	mA


Backlight electrical/optical characteristics(Ta=25°C,If=80mA)

Item	Min.	Тур.	Max.	Unit
Color	Red	Pure green	blue	-
Chromaticity coordinate	X=0.6933	X=0.1964	X=0.1415	-
-	Y=0.3000	Y=0.7334	Y=0.0619	
Forward voltage	3.2	3.2	3.2	V
Forward current	80	80	80	mA
Average luminous intensity	23	126	50	Cd/m2

(Ta=25℃, VDD=3.0V)

Item	Signal	Symbol	Min.	Тур.	Max.	Unit
Reset time		tR	-	-	1.0	
Reset 'L' pulse width	/RES	tRW	1.0	-	-	us

Reset Timing






11.Timing Characteristics System bus read/write characteristics 1 (for the 8080 series MPU)

					(Ta=25	℃, VDD=3.0V)
Item	Signal	Symbol	condition	Min.	Max.	Unit
Address hold time		tah8		0	-	
Address setup time	A0	taw8		0	-	
Address cycle time		tcyc8		240	-	
Enable L pulse width(write)	WR	tcclw		80	-	
Enable H pulse width(write)	۷۷n	tсснw		80	-	
Enable L pulse width(read)	RD	t CCLR		140	-	ns
Enable H pulse width(read)	עח	tcchr		80		
Write data setup time		tds8		40	-	
Write address hold time	DB0~DB7	tdh8		0	-	
Read access time		tacc8	CL=100Pf	-	70	
Read output disable time		tонв	CL=100Pf	5	50	

System Bus Read/Write Characteristics 1 (For the 8080 Series MPU)






System bus read/write characteristics 2 (for the 6800 series MPU)

					(Ta=25	°C, VDD=3.0V)
Item	Signal	Symbol	condition	Min.	Max.	Unit
Address hold time		tah6		0	-	
Address setup time	A0	taw6		0	-	
Address cycle time		tcyc6		240	-	
Enable L pulse width(write)	WR	tccLw		80	-	
Enable H pulse width(write)	٧٧٦	tсснw		80	-	
Enable L pulse width(read)	RD	tcclr		80	-	ns
Enable H pulse width(read)	UN UN	t CCHR		140		
Write data setup time		tDS6		40	-	
Write address hold time	DB0~DB7	tdh6		0	-	
Read access time		tacc6	CL=100Pf	-	70	
Read output disable time		tоне	CL=100Pf	5	50	

System Bus Read/Write Characteristics 2 (For the 6800 Series MPU)






System bus timing for 4-line serial interface

(Ta=25℃, VDD=3.0V)

Item	Signal	Symbol	Min.	Тур.	Max.	Unit
Serial clock period		tSCYC	100	-	-	
SCL 'H' pulse width	SCL	tSHW	50	-	-	
SCL 'L' pulse width		tSLW	50	-	-	
Address setup time	A0	tSAS	30	-	-	
Address hold time	AU	tSAH	20	-	-	ns
Data setup time	SI	tSDS	30	-	-	
Data hold time	51	tSDH	20	-	-	
CS-SCL time		tCSS	30	-	-	
	CS	tCSH	60	-	-	


Serial interface





The display data RAM stores the dot data for the LCD. It has a 65 (8 page x 8 bit +1) x 132 bit structure.

As is shown in Figure 3, the D7 to D0 display data from the MPU corresponds to the LCD display common direction; there are few constraints at the time of display data transfer when multiple ST7565R are used, thus and display structures can be created easily and with a high degree of





The Page Address Circuit

Page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access.

The Column Addresses

The display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously. Moreover, the incrementing of column addresses stops with 83H. Because the column address is independent of the page address, when moving, for example, from page 0 column 83H to page 1 column 00H,

Page address 8 (D3, D2, D1, D0 = 1, 0, 0, 0) is a special RAM for icons, and only display data D0 is used. (see Figure 4)

it is necessary to respective both the page address and the column address.

Furthermore, as is shown in Table 4, the ADC command (segment driver direction select command) can be used to reverse the relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the LCD module is assembled can be minimized. As is shown in Figure 4,

		Table 4	
SEG Output			
ADC	SEG0		SEG 131
(D0) "0"	0 (H)	\rightarrow Column Address \rightarrow	83 (H)
(D0) "1"	83 (H)	← Column Address ←	0 (H)

The Line Address Circuit

The line address circuit, as shown in Table 4, specifies the line address relating to the COM output when the contents of the display data RAM are displayed. Using the display start line address set command, what is normally the top line of the display can be specified (this is the COM0 output when the common output mode is normal, and the COM63 output


for ST7565R, the detail is shown page.11 The display area is a 65 line area for the ST7565R.

If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, etc. can be performed.



freedom

Moreover, reading from and writing to the display RAM from the MPU side is performed through the I/O buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).



11. Instruction description



			т						65R (Com	mand	s (Note) *: ignored data
Command	A 0	/RD	/WR		D6		D4	e D3	D2	D1	D0	Function
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD display ON/OFF 0: OFF, 1: ON
(2) Display start line set	0	1	0	0	1		Displ	ay st	art a	ddres	ŝs	Sets the display RAM display start line address
(3) Page address set	0	1	0	1	0	1	1	P	age	addre	ess	Sets the display RAM page address
(4) Column address set upper bit Column address set lower bit	0	1	0	0 0	0 0	0 0	1 0	co Le	lumn ast s	ignific addı ignific addı	ress cant	Sets the most significant 4 bits of the display RAM column address. Sets the least significant 4 bits of the display RAM column address.
(5) Status read	0	0	1		Sta	atus		0	0	0	0	Reads the status data
(6) Display data write	1	1	0					W	rite d	ata		Writes to the display RAM
(7) Display data read	1	0	1					Re	ad d	ata		Reads from the display RAM
(8) ADC select	0	1	0	1	0	1	0	0	0	0	0 1	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse
(9) Display normal/ reverse	0	1	0	1	0	1	0	0	1	1	0 1	Sets the LCD display normal/ reverse 0: normal, 1: reverse
(10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0 1	Display all points 0: normal display 1: all points ON
(11) LCD bias set	0	1	0	1	0	1	0	0	0	1	0 1	Sets the LCD drive voltage bias ratio 0: 1/9 bias, 1: 1/7 bias (ST7565R)
(12) Read-modify-write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0
(13) End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset
(15) Common output mode select	0	1	0	1	1	0	0	0 1	*	*	*	Select COM output scan direction 0: normal direction 1: reverse direction
(16) Power control set	0	1	0	0	0	1	0	1	0	perat mod		Select internal power supply operating mode
(17) V₀ voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0	Res		ratio	Select internal resistor ratio(Rb/Ra) mode
(18) Electronic volume mode set Electronic volume	0	1	0	1	0	0	0	0	0	0	1	Set the V₀ output voltage electronic volume register
register set				0	0	E	lectro	onic \	/olun	ne va	lue	
(19) Sleep mode set	0	1	0	1	0	1	0	1	1	0	0 1	0: Sleep mode, 1: Normal mode
				*	*	*	*	*	*	0	0	
(20) Booster ratio set	0	1	0	1	1	1	1	1	0	0 ste	0 p-up	select booster ratio 00: 2x,3x,4x 01: 5x
				0	0	0	0	0	0		alue	11: 6x
(21) NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
(22) Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command


12. QUALITY SPECIFICATIONS




12.1 Standard of the product appearance test

Manner of appearance test: The inspection should be performed in using $20W \times 2$ fluorescent lamps. Distance between LCM and fluorescent lamps should be 100 cm or more. Distance between LCM and inspector eyes should be 30 cm or more.

Viewing direction for inspection is 45° from vertical against LCM.



Definition of zone:



- A Zone: Active display area (minimum viewing area).
- B Zone: Non-active display area (outside viewing area).

12.2 Specification of quality assurance AQL inspection standard



Sampling method: MIL-STD-105E, Level II, single sampling

Defect classification (Note: * is not including)

Classify		Item	Note	AQL
Major	Display state	Short or open circuit	1	0.65
		LC leakage		
		Flickering		
		No display		
		Wrong viewing direction		
		Contrast defect (dim, ghost)	2	
		Back-light	1,8	
	Non-display	Flat cable or pin reverse	10	
		Wrong or missing component	11	
Minor	Display	Background color deviation	2	1.0
	state	Black spot and dust	3	
		Line defect, Scratch	4	
		Rainbow	5	
		Chip	6	
		Pin hole	7	
		Protruded	12	
	Polarizer	Bubble and foreign material	3	
	Soldering	Poor connection	9	
	Wire	Poor connection	10	
	ТАВ	Position, Bonding strength	13	



Note on defect classification

No.	Item			C	Criterion	
1	Short or open circuit			Ν	lot allow	
	LC leakage					
	Flickering					
	No display					
	Wrong viewing direction					
	Wrong Back-light					
2	Contrast defect		Refer	r to a	approval sa	mple
	Background color deviation					
3	Point defect, Black spot, dust	Ţ			Point Size	Acceptable Qty.
	(including Polarizer)				φ <u><</u> 0.10	Disregard
					$\frac{10 < \phi \leq 0.20}{20}$	3
	$\phi = (X+Y)/2$				20<¢≤0.25 25<¢≤0.30	1
				0.2	φ>0.30	0 Unit: mm
4	Line defect,	w				
	Scratch	Γ Γ Γ	L		Line W	Acceptable Qty.
		l ← →	 	(0.015≥W	Disregard
		2	3.0≥		0.03≥W	
			2.0≥		0.05≥W	2
			1.0≥	≥L	0.1>W	1
					0.05 <w< td=""><td>Applied as point defect</td></w<>	Applied as point defect
						Unit: mm
5	Rainbow	Not more than t	wo col	lor c	hanges acro	oss the viewing area.



No	Item	Criterion
6	Chip Remark: X: Length direction Y: Short direction	$\begin{array}{c c} X & Y \\ \hline X & Y \\ \hline Z & \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ t \\ \hline \end{array} \\ t \\ \hline \end{array} \\ \begin{array}{c c} Acceptable \ criterion \\ \hline \hline X & Y \\ \hline \leqslant 2 \\ \hline 0.5mm \\ \hline \leqslant t/2 \\ \hline \end{array} \\ \begin{array}{c c} \\ \hline \end{array} \\ \hline $ \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \\ \hline \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \hline \\ \hline \\ \hline \\ \hline \\ \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \\ \\ \hline \\ \hline \\ \hline \\ \\ \\ \hline \end{array} \\ \\ \\ \\ \hline \\ \hline \\ \hline \\ \hline \\ \\ \\ \\ \\ \\
	Z: Thickness direction t: Glass thickness W: Terminal Width	$\begin{array}{c c} X & Y \\ \hline & & \\ \hline \end{array}$ Acceptable criterion $\begin{array}{c c} Acceptable criterion \\ \hline & & \\ \hline \hline & & \\ \hline & & \\ \hline \hline \\ \hline & & \\ \hline \hline \\ \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline \\ \hline \hline$
		Acceptable criterion $\begin{array}{c c} X & Y & Z \\ \hline \leqslant 3 & \leqslant 2 & \leqslant t \\ \hline \$hall not reach to ITO \\ \hline \end{array}$
		$W_{\underline{v}} \qquad $
		$\begin{array}{c c} & Y \\ & & \\ \hline & & \\ \hline & & \\ & \\ & \\ & \\ & \\$



No.	ltem	Criterion
7	Segment pattern W = Segment width $\phi = (X+Y)/2$	(1) Pin hole $\phi < 0.10$ mm is acceptable. $Y \xrightarrow{X} Y \xrightarrow{X} Y$ $Y \xrightarrow{X} Y$ $Y \xrightarrow{X} Y$ $W \xrightarrow{X} Y$ $\psi = 1/4W$ $\psi = 1/2W$ $\psi = 1/2W$
8	Back-light	 (1) The color of backlight should correspond its specification. (2) Not allow flickering
9	Soldering	 (1) Not allow heavy dirty and solder ball on PCB. (The size of dirty refer to point and dust defect) (2) Over 50% of lead should be soldered on Land.
10	Wire	 (1) Copper wire should not be rusted (2) Not allow crack on copper wire connection. (3) Not allow reversing the position of the flat cable. (4) Not allow exposed copper wire inside the flat cable.
11*	PCB	(1) Not allow screw rust or damage.(2) Not allow missing or wrong putting of component.



No	ltem	Criterion
12	Protruded W: Terminal Width	$W_{\underline{V}}$ $W_{\underline{V}}$ $V_{\underline{V}}$ $V_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ $K_{\underline{V}}$ K_{\underline
13	ТАВ	1. Position H H
14	Total no. of acceptable Defect	 A. Zone Maximum 2 minor non-conformities per one unit. Defect distance: each point to be separated over 10mm B. Zone It is acceptable when it is no trouble for quality and assembly in customer's end product.



12.3 Reliability of LCM

Reliability test condition:

Item	Condition	Time (hrs)	Assessment
High temp. Storage	80°C	48	No abnormalities in functions and appearance
High temp. Operating	70°C	48	
Low temp. Storage	-30°C	48	
Low temp. Operating	-20°C	48	
Humidity	40°C/ 90%RH	48	
Temp. Cycle	0°C ← 25°C →50°C (30 min ← 5 min → 30min)	10cycles	

Recovery time should be 24 hours minimum. Moreover, functions, performance and appearance shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions room temperature ($20\pm8^{\circ}C$), normal humidity (below 65% RH), and in the area not exposed to direct sun light.

12.4 Precaution for using LCD/LCM

LCD/LCM is assembled and adjusted with a high degree of precision. Do not attempt to make any alteration or modification. The followings should be noted.

General Precautions:

- 1. LCD panel is made of glass. Avoid excessive mechanical shock or applying strong pressure onto the surface of display area.
- The polarizer used on the display surface is easily scratched and damaged. Extreme care should be taken when handling. To clean dust or dirt off the display surface, wipe gently with cotton, or other soft material soaked with isoproply alcohol, ethyl alcohol or trichlorotriflorothane, do not use water, ketone or aromatics and never scrub hard.
- 3. Do not tamper in any way with the tabs on the metal frame.
- 4. Do not make any modification on the PCB without consulting Focus LCDs
- 5. When mounting a LCM, make sure that the PCB is not under any stress such as bending

or twisting. Elastomer contacts are very delicate and missing pixels could result from

slight dislocation of any of the elements.

6. Avoid pressing on the metal bezel, otherwise the elastomer connector could be deformed

and lose contact, resulting in missing pixels and also cause rainbow on the display.

7. Be careful not to touch or swallow liquid crystal that might leak from a damaged cell. Any liquid crystal adheres to skin or clothes, wash it off immediately with soap and water.



Static Electricity Precautions:

- 1. CMOS-LSI is used for the module circuit; therefore operators should be grounded whenever he/she comes into contact with the module.
- 2. Do not touch any of the conductive parts such as the LSI pads; the copper leads on the PCB and the interface terminals with any parts of the human body.
- 3. Do not touch the connection terminals of the display with bare hand; it will cause disconnection or defective insulation of terminals.
- 4. The modules should be kept in anti-static bags or other containers resistant to static for storage.
- 5. Only properly grounded soldering irons should be used.
- 6. If an electric screwdriver is used, it should be grounded and shielded to prevent sparks.
- 7. The normal static prevention measures should be observed for work clothes and working benches.
- 8. Since dry air is inductive to static, a relative humidity of 50-60% is recommended.

Soldering Precautions:

- 1. Soldering should be performed only on the I/O terminals.
- 2. Use soldering irons with proper grounding and no leakage.
- 3. Soldering temperature: 280°C+10°C
- 4. Soldering time: 3 to 4 second.
- 5. Use lead free solder with no-clean flux.
- 6. If flux is used, the LCD surface should be protected to avoid spattering flux.
- 7. Flux residue should be removed.

Operation Precautions:

- 1. The viewing angle can be adjusted by varying the LCD driving voltage Vo.
- 2. Since applied DC voltage causes electro-chemical reactions, which deteriorate the display, the applied pulse waveform should be a symmetric waveform such that no DC component remains. Be sure to use the specified operating voltage.
- 3. Driving voltage should be kept within specified range; excess voltage will shorten display life.
- 4. Response time increases with decrease in temperature.
- 5. Display color may be affected at temperatures above its operational range.
- 6.Keep the temperature within the specified range usage and storage. Excessive temperature and humidity could cause polarization degradation, polarizer peel-off or generate bubbles.
- 7. For long-term storage over 40 C is required, the relative humidity should be kept below 60%, and avoid direct sunlight.