

2.0A Slew Rate Controlled Load Switch with Reverse Blocking

Features

• Operating Range: 1.5V~5.5V

• Low Rds(ON) MOSFET: Typ. 24mΩ @ 3.3V

• Continuous DC current up to 2.0A

• Built-in slew rate controlled turn-on: 2.7ms

Low guiescent current < 1µA

• ESD Protection

► Human Body Model : 8kV
 ► Charged Device Model : >2.0kV
 ► Compliance to IEC61000-4-2 level 4

Contact Discharge : 8kVAir Discharge : 15kV

• Pb-Free Packages:

► WLCSP-4, 1.0 x 1.0mm

▶ RoHS and Green Compliant

• -40°C to +85°C Temperature Range

Applications

- Mobile Phones & Tablets
- SSD (Solid State Drive)
- Portable Instruments
- DSC, DVR, GPS

Brief Description


The KTS1601 is slew rate controlled load switch designed for 1.5 V to 5.5 V operation. It features a controlled soft-on slew rate of typical 2.7ms that limits the inrush current for designs with heavy capacitive loads and thereby minimizing any resulting voltage droop at the power rails.

The very low RDS(ON) allows currents up to 2.0A, whilst minimizing the power dissipation and voltage drop from supply to load. The KTS1601 features an active high enable pin, which is capable of interfacing directly with low input control signals, without any additional level shifting circuitry. The KTS1601 also includes an active pull-down option (-1) to ensure the device remains off, should the enable be allowed to float.

The KTS1601 provides reverse blocking in the OFF state to ensure that power supplies are not discharged.

The KTS1601 is available in an optimized, lead-free, fully green compliant, small 4-pin WLCSP 1.0 x 1.0mm package with 0.5mm pitch

Typical Application






Pin Descriptions


Pin#	Name	Function
A1	OUT	Power–switch output. Connect a 1.0uF ceramic capacitor from OUT to GND as close as possible to the IC is recommended. As an option, a pull-down transistor can be added to OUT (KTS1601-1)
A2	IN	Power-switch input voltage. Connect a 1.0µF or greater ceramic capacitor from IN to GND as close as possible to the IC.
B1	GND	Ground connection
B2	EN	Enable input, logic high turns on power switch.

WLCSP-4, 1.0 x 1.0 x 0.625 mm





TOP VIEW



4-Bump 1.0mm x 1.0mm x 0.6mm micro SMD Package

Top Mark

WW = Device ID Code, XX = Date Code, YY = Assembly Code, ZZZZ = Serial Number

Absolute Maximum Ratings¹

$(T_A = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Description	Value	Units	
IN, OUT, EN	Input voltage, Enable Input Voltage, Output Voltage to GND	-0.3 to +6.0	V	
ISW	Maximum Continuous Switch Current (I _{MAX}) ²	2.0	Α	
ESD IEC	ESD Withstand Voltage (IEC 61000-4-2) ³ (IN and OUT when bypassed with 1.0µF capacitor minimum)	Air: 15 Contact: 8	kV	
ESD HBM	Human Body Model (HBM) ESD Rating ^{4,5}	8		
ESD CDM	Charge Device Model (CDM) Rating ^{3,4}	2.0	kV	
ESD MM	Machine Model (MM) ESD Rating ^{3,4}	400	V	
TJ	Operating Junction Temperature Range	-40 to 150		
Ts	Storage Temperature Range -65 to 15		°C	
T _{LEAD}	Maximum Soldering Temperature (at leads, 10sec)	300	1	
MSL	Moisture Sensitivity ⁶	Level 1		

Thermal Capabilities⁷

Symbol	Description	Value	Units
θ_{JA}	Thermal Resistance – Junction to Ambient	100	°C/W
P _D	Maximum Power Dissipation at T _A ≤ 25°C	1.25	W
ΔP _D /°C	Derating Factor Above T _A = 25°C	-10	mW/°C

Ordering Information

Part Number	Marking	Operating Temperature	OUT Pull-Down	Package
KTS1601EUM-TR	KKXXYYZZZZ ⁸	-40°C to +85°C	NO	WLCSP-4, 1.0 x1.0 x 0.625 mm
KTS1601EUM-1-TR	JMXXYYZZZZ ⁸	-40 C to +65 C	YES	WEGSF-4, 1.0 x1.0 x 0.025 IIIIII

Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.

^{2.} Limited by design

^{3.} Guaranteed by design.

^{4.} According to JEDEC standard JESD22-A108

This device series contains ESD protection and passes the following tests: Human Body Model (HBM) ±8.0 kV per JEDEC standard: JESD22-A114 for all pins. Machine Model (MM) ±400 V per JEDEC standard: JESD22-A115 for all pins.

^{6.} Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020.

^{7.} Junction to Ambient thermal resistance is highly dependent on PCB layout. Values are based on thermal properties of the device when soldered to a PCB board.

^{8.} XX = Date Code, YY = Assembly Code, ZZZZ = Serial Number.



Electrical Characteristics9

The *Min* and *Max* specs are applied over the full operation temperature range of -40°C to +85°C, $V_{IN} = 1.5V$ to 5.5V unless otherwise noted, while *Typ* values are specified at $V_{IN} = 4.5V$ and room temperature ($T_{A} = 25^{\circ}$ C) unless otherwise noted.

Symbol	Description	Conditions	Min	Тур	Max	Units	
V _{IN}	Input Voltage Range		1.5		5.5	V	
lα	Quiescent Current	V _{IN} = 1.5V to 5.5V, EN = Active, I _{OUT} = 0mA			14	μΑ	
I_{Q_OFF}	No Load Quiescent Current	V _{IN} = 1.5V to 5.5V, EN = Inactive, OUT = OPEN			1.0	μΑ	
Isp	Shutdown Current	$\begin{array}{c} V_{IN} = 1.5V \text{ to } 5.5V,\\ \text{EN} = \text{GND, OUT} = \text{GND,}\\ T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C} \end{array}$			4.0	μΑ	
I _{EN LEAK}	EN Input Leakage Current	$V_{EN} = 5.5V$, $V_{IN} = 0V$	-10		10	μА	
IEN_LEAK	Liv input Leakage Current	$V_{EN} = 0V$, $V_{IN} = 5.5V$	-1.0		1.0		
		$V_{IN} = 5.5V$, $I_{OUT} = 1A$, $T_A = 25$ °C		19		mΩ	
		V _{IN} = 4.5V, I _{OUT} = 1A, T _A = 25°C		20		mΩ	
$R_{DS(ON)}$	On-Resistance	$V_{IN} = 3.3V$, $I_{OUT} = 500$ mA, $T_A = 25$ °C		24	30	mΩ	
		V _{IN} = 2.7V, I _{OUT} = 500mA, T _A = 25°C		27		mΩ	
		V _{IN} = 1.5V, I _{OUT} = 500mA, T _A = 25°C		49		mΩ	
V _{IH}	EN Input Logic High Level	$V_{IN} = 1.5V \text{ to } 5.5V$	1.15			V	
VIL	EN Input Logic Low Level	$V_{IN} = 1.8V \text{ to } 5.5V$			0.65	- V	
VIL	Liv input Logic Low Level	$V_{IN} = 1.5V \text{ to } 1.8V$			0.60		
REN_DOWN	EN Pull-down Resistor	$V_{IN} = V_{EN} = 1.5V \text{ to } 5.5V,$ $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	6.38	7.65	8.86	МΩ	
R _{OUT_PD}	OUT Pull-down Transistor (-1) Only	$V_{EN} = 0V$, $I_{OUT} = 20mA$		50		Ω	
Іоит_оит	VOUT Shutdown Current	$V_{EN} = 0V$, $V_{OUT} = 4.2V$, $V_{IN} = Short$ to GND			1.0	μΑ	
tdelay_on	Turn-On Delay Time ¹⁰	V 45V B 50		1.7			
t _R	V _{OUT} Rise Time ¹⁰	$V_{IN} = 4.5V$, $R_{LOAD} = 5\Omega$, $C_{LOAD} = 100\mu F$, $T_A = 25^{\circ}C$		2.7		ms	
ton	Turn-On Time ¹¹	Ο Ο Ε Ο Ε Ο Ε Ο Ε Ο Ε Ο Ε Ο Ε Ο Ε Ο Ε Ο		4.4			
tdelay_on	Turn-On Delay Time ¹⁰			1.7			
t _R	V_{OUT} Rise Time ¹⁰ $V_{IN} = 4.5V$, R _{LOAD} = 150Ω, C _{LOAD} = 100μF, T _A = 25°C			1.5		ms	
ton	Turn-On Time ¹¹	- Ομολί – 100μι , τα = 25 Ο		3.2			
t _{DELAY_OFF}	Turn-Off Delay Time ¹⁰	.,		1.8			
t _F	V_{OUT} Fall Time ¹⁰ $V = 4.5V$, $R_{LOAD} = 150Ω$, $C_{LOAD} = 100μF$, $T_A = 25°C$			34		ms	
toff	Turn-Off Time ¹²	ΟLOAD = 100μ1, 1A = 25 0		35			

^{9.} All specifications are 100% production tested at $T_A = +25$ °C, unless otherwise noted. Specifications are over -40°C to +85°C and are guaranteed by design

^{10.} $t_{\text{DELAY_ON/tDELAY_OFF/TR/TF}}$ are defined in Figure 1

^{11.} $t_{ON} = t_R + t_{DELAY_ON}$

^{12.} $t_{OFF} = t_F + t_{DELAY_OFF}$





Figure 1. Timing Diagram


Typical Characteristics

 $V_{IN} = 5V$, $C_{IN} = 0.1 \mu F$, $C_{OUT} = 1 \mu F$, Temp = 25°C unless otherwise specified.


Quiescent Current vs. Temperature




Shutdown Current vs. Temperature




On Resistance vs. Supply Voltage (I_{OUT} = 500mA)




Quiescent Current vs. Supply Voltage



Shutdown Current vs. Supply Voltage



On Resistance vs. Temperature (I_{OUT} = 500mA)








Typical Characteristics (continued)

 $V_{\text{IN}} = 5V,\, C_{\text{IN}} = 0.1 \mu F,\, C_{\text{OUT}} = 1 \mu F,\, Temp = 25^{\circ} C$ unless otherwise specified.


EN Pin Threshold vs. Supply Voltage









Turn-On Response (VIN = 4.5V, COUT = 100μ F, RL = 150Ω)



In-rush Current Waveform (VIN = 5.0V, CIN = 10μF, COUT = 100μF, RL = Open)




 $\label{eq:Turn-Off Response} Turn-Off Response \\ (VIN = 4.5V, COUT = 100 \mu F, RL = 150 \Omega)$





Functional Block Diagram



Functional Description

The KTS1601 is an advanced slew-rate controlled high-side load switch comprised of a low resistance MOSFET power switch, level shift with slew-rate control logic and reverse blocking protection. The KTS1601 is a low resistance MOSFET power distribution switch designed to connect an external voltage, such as a DC power supply or battery, directly to the system. The high-side MOSFET is turned-on sequence is initiated via an active high, low voltage logic voltage signal. Once above the input threshold voltage, the MOSFET turn-on is slew-rate limited to avoid excessive current surges, due to high capacitance loads. By limiting the turn-on, large voltage over-shoot can also be avoided. Once fully on the MOSFET will provide a low resistance path to the load, both minimizing the voltage drop from IN to OUT, while keeping the power dissipation to a minimum.

Should the voltage on the output of The KTS1601 switch, in the OFF state, be higher than the input voltage, Reverse Blocking circuitry will be activated to stem the flow of current preventing power supplies for discharging.

The KTS1601 integrates a pull-down resistor on the enable pin to ensure that the device should remain OFF when the EN is left floating.

An option of the KTS1601 adds an active pull-down (discharge) transistor between OUT and GND to discharge any voltage stored in the output capacitors to GND.



Application Information

Enable Input

The EN pin is compatible with active HIGH GPIO and CMOS logic voltage levels and operates over the 1.5V to 5.5V operating voltage range. The KTS1601 incorporates an internal pull-down resistor on the enable pin, to ensure that the device remains OFF, in the event that the pin is left floating.

Reverse Current Blocking

The KTS1601 implements reverse current blocking circuitry, to prevent reverse current flow through the switch. The reverse current blocking circuitry is active when the device is in the OFF state.

Input Capacitor

To limit the voltage drop on the input supply caused by transient inrush currents, an input bypass capacitor is recommended. A minimum capacitance of $1.0\mu F$, must be placed as close as possible between pins VIN and GND) to be Compliant with IEC 61000-4-2 (Level 4).

Higher value capacitors can further help to reduce the voltage drop. Ceramic capacitors are recommended for their ability to withstand input current surges from low impedance sources such as batteries in portable devices.

Output Capacitor

Depending on the sink current during system start-up and system turn-off, a capacitor must be placed on the output. A 1.0µF or larger capacitor across OUT and GND pins is recommended to accommodate load transient condition. This capacitor can also help to prevent parasitic inductance which can force the output voltage to fall below GND during turn-off. The output capacitor has minimal effect on The KTS1601's turn-on slew-rate time. There is no requirement on capacitor type or it's ESR.

Inrush Current

Inrush current occurs when the device is turned on. Inrush current is dependent on output capacitance and slew-rate control capability, as expressed by:

$$I_{INRUSH} = C_{OUT} \times \frac{V_{IN} - V_{INITIAL}}{t_R} + I_{LOAD}$$

Where:

 C_{OUT} - Output capacitance t_R - Slew-rate or rise time at V_{OUT} V_{IN} - Input voltage V_{INITIAL} - Initial voltage at C_{OUT} , usually GND

VINITIAL - ITIILIAI VOILAGE AL COUT, USUAIIY GIND

ILOAD - Load current

Higher inrush current causes higher input voltage drop, depending on the distributed input resistance and input capacitance. High inrush current can cause problems.

The KTS1601 has a 2.7ms of slew-rate capability under $4.5V_{IN}$ at $1000\mu F$ of C_{OUT} and 5Ω of R_{LOAD} so inrush current can be minimized and no input voltage drop appears.



Layout Guidelines

The KTS1601 integrates a 2.0A rated MOSFET, and the PCB design rules must be respected to properly transfer the heat out of the silicon. By increasing PCB area, the $R\theta_{JA}$ of the package can be decreased, allowing higher power dissipation.

For the best performance, all traces should be as short as possible to minimize the inductance and parasitic effects. The input and output capacitors should be kept as close as possible to the input and output pins respectively. Using wide traces for input, output, and GND help reducing the case to ambient thermal impedance.





Figure 2. KTS1601 Evalauation Board Layout (TOP Layer)

August 2020 - Revision 04c Page 10 Company Confidential




Packaging Information

WLCSP-4, 1.0mm x 1.0mm Package



Recommended Footprint

(NSMD Pad Type)



^{*} Dimensions are in millimeters.

Kinetic Technologies cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Kinetic Technologies product. No intellectual property or circuit patent licenses are implied. Kinetic Technologies reserves the right to change the circuitry and specifications without notice at any time.