











SN75468, SN75469

SLRS023E - DECEMBER 1976-REVISED JANUARY 2015

# **SN7546x Darlington Transistor Arrays**

#### **Features**

- 500-mA Rated Collector Current (Single Output)
- High-Voltage Output 100 V
- **Output Clamp Diodes**
- Inputs Compatible With Various Types of Logic
- Relay Driver Applications
- Higher-Voltage Versions of ULN2003A and ULN2004A, for Commercial Temperature range

# Applications

- **Relay Drivers**
- **Hammer Drivers**
- Lamp Drivers
- Display Drivers (LED and Gas Discharge)
- Line Drivers
- Logic Buffers

# 3 Description

The SN75468 and SN75469 are high-voltage, highcurrent Darlington transistor arrays. Each consists of seven NPN Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of each Darlington pair is 500 mA. The Darlington pairs may be paralleled for higher current capability. Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED discharge), line drivers, and logic buffers.


The SN75468 has a 2700-Ω series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS. The SN75469 has a 10.5-kΩ series base resistor to allow its operation directly with CMOS or PMOS that use supply voltages of 6 to 15 V. The required input current is below that of the SN75468.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)		
	D (16)	9.90 mm × 3.91 mm		
SN7546x	N (16)	19.30 mm × 6.35 mm		
	NS (16)	10.30 mm × 5.30 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

# **Simplified Schematic**





### **Table of Contents**

1	Features 1		9.2 Functional Block Diagram	9
2	Applications 1		9.3 Feature Description	
3	Description 1		9.4 Device Functional Modes	9
4	Simplified Schematic 1	10	Application and Implementation	10
5	Revision History		10.1 Application Information	10
6	Pin Configuration and Functions		10.2 Typical Application	10
7	Specifications4		10.3 System Examples	12
′	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	14
	7.2 ESD Ratings	12	Layout	14
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines	14
	7.4 Thermal Information		12.2 Layout Example	14
	7.5 Electrical Characteristics	13	Device and Documentation Support	15
	7.6 Switching Characteristics		13.1 Related Links	15
	7.7 Typical Characteristics		13.2 Trademarks	15
8	Parameter Measurement Information		13.3 Electrostatic Discharge Caution	15
9	Detailed Description 9		13.4 Glossary	15
•	9.1 Overview	14	Mechanical, Packaging, and Orderable Information	15

# **5 Revision History**

### Changes from Revision D (November 2004) to Revision E

**Page** 


Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,
Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section.

Deleted Ordering Information table.



# 6 Pin Configuration and Functions

SN75468 ... D, N, OR NS PACKAGE SN75469 ... D OR N PACKAGE



# **Pin Functions**

PIN		TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
<1:7>B	1 - 7	I	Channel 1 through 7 darlington base input
<1:7>C	16 - 10	0	Channel 1 through 7 darlington collector output
E	7	_	Common Emmitter shared by all channels (typically tied to ground)
COM	8	I/O	Common cathode node for flyback diodes (required for inductive loads)



# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V <sub>CE</sub>	Collector-emitter voltage		100	V
VI	Input voltage <sup>(2)</sup>		30	V
	Peak collector current		500	mA
I <sub>OK</sub>	Output clamp current		500	mA
	Total emitter-terminal current		-2.5	Α
T <sub>J</sub>	Operating virtual junction temperature		150	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the emitter/substrate terminal E, unless otherwise noted.

# 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V <sub>I</sub>	0	5	V
V <sub>CC</sub>	0	100	V
T <sub>J</sub> Junction Temperature	-40	125	°C

#### 7.4 Thermal Information

		SN7546x	
	THERMAL METRIC <sup>(1)</sup>	D	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	40.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	38.9	9 <b>0</b> // //
ΨЈТ	Junction-to-top characterization parameter	10.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	38.7	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.5 Electrical Characteristics

 $T_{\Lambda} = 25^{\circ}C$  (unless otherwise noted)

	DADAMETED	TEOT 00	NDITIONS(1)	S	N75468		S	N75469		UNIT
	PARAMETER	IESI CO	TEST CONDITIONS <sup>(1)</sup>			MAX	MIN	TYP	MAX	UNIT
			I <sub>C</sub> = 125 mA							
			I <sub>C</sub> = 200 mA			2.4				
V	On otata input walkana	V 0.V	I <sub>C</sub> = 250 mA			2.7				
$V_{I(on)}$	On-state input voltage	V <sub>CE</sub> = 2 V	I <sub>C</sub> = 275 mA							V
			I <sub>C</sub> = 300 mA			3				
			I <sub>C</sub> = 350 mA							
		I <sub>I</sub> = 250 μA, IC = 10	00 mA		0.9	1.1		0.9	1.1	
$V_{\text{CE(sat)}}$	Collector-emitter saturation voltage	$I_1 = 350 \mu\text{A},  IC = 10$		1	1.3		1	1.3	V	
		$I_1 = 500  \mu A,  IC = 10$		1.2	1.6		1.2	1.6		
V <sub>F</sub>	Clamp-diode forward voltage	I <sub>F</sub> = 350 mA			1.7	2		1.7	2	V
		V <sub>CE</sub> = 100 V, I <sub>I</sub> = 0				50			50	
$I_{CEX}$	collector cutoff current	V <sub>CE</sub> = 100 V,	I <sub>I</sub> = 0			100			100	μΑ
		TA = 70°C	V <sub>I</sub> = 1 V						500	
I <sub>I(off)</sub>	Off-state input current	$V_{CE} = 50 \text{ V}, I_{C} = 50$	00 μA, T <sub>A</sub> = 70°C	50	65		50	65		μΑ
		V <sub>I</sub> = 3.85 V			0.93	1.35				
I <sub>I</sub>	Input current	V <sub>I</sub> = 5 V	V <sub>I</sub> = 5 V					0.35	0.5	mA
		V <sub>I</sub> = 12 V					1	1.45		
	Clamp diada variana arrent	V <sub>R</sub> = 100 V			50			50		
I <sub>R</sub>	Clamp-diode reverse current	V <sub>R</sub> = 100 V, T <sub>A</sub> = 7	V <sub>R</sub> = 100 V, T <sub>A</sub> = 70°C			100			10	μΑ
Ci	Input Capacitance	V <sub>I</sub> = 0, f = 1 MHz			15	25		15	25	pF

<sup>(1)</sup> All electrical characteristics are measured with 0.1- $\mu F$  capacitors connected at REF, CT, and  $V_{CC}$  to GND.

# 7.6 Switching Characteristics

 $T_A = 25^{\circ}C$  free-air temperature

	PARAMETER	TEST CONDITIONS(1)	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	$V_S = 20 \text{ V}, R_L = 163 \Omega, C_L = 15 \text{ pF},$		0.25	1	μs
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	See Figure 14		0.25	1	μs
V <sub>OH</sub>	High-level output voltage after switching	$V_S = 50 \text{ V}, I_O = 300 \text{ mA}, \text{ See}$ Figure 14	V <sub>S</sub> - 20			mV

(1) All switching characteristics are measured with 0.1- $\mu F$  capacitors connected at REF and  $V_{CC}$  to GND.



# 7.7 Typical Characteristics




Figure 1. Collector-Emitter Saturation Voltage
vs
Collector Current (One Darlington)




Figure 2. Collector-Emitter Saturation Voltage
vs
Total Collector Current (Two Darlingtons in Parallel)




Figure 3. Output Current vs Input Current




Figure 4. D Package Maximum Collector Current vs
Duty Cycle




Figure 5. N Package Maximum Collector Current vs
Duty Cycle

Product Folder Links: SN75468 SN75469

Submit Documentation Feedback



# 8 Parameter Measurement Information




Figure 6. I<sub>CEX</sub>




Figure 8. I<sub>I(off)</sub>




Figure 10.  $V_{I(on)}$ 




Figure 12. I<sub>R</sub>




Figure 7. I<sub>CES</sub>




Figure 9. I<sub>I</sub>




Figure 11. h<sub>FE</sub>, V<sub>CE(sat)</sub>





Figure 13. V<sub>F</sub>




# **Parameter Measurement Information (continued)**



- A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_O = 50 \Omega$ .
- B. CL includes probe and jig capacitance.
- C. For testing the '468,  $V_{IH} = 3 \text{ V}$ ; for the '469,  $V_{IH} = 8 \text{ V}$ .

Figure 14. Test Circuit and Voltage Waveforms



- A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_0$  = 50  $\Omega$ .
- B. CL includes probe and jig capacitance.
- C. For testing the '468,  $V_{IH}$  = 3 V; for the '469,  $V_{IH}$  = 8 V.

Figure 15. Latch-Up Test Circuit and Voltage Waveforms

Submit Documentation Feedback



# 9 Detailed Description


#### 9.1 Overview

This standard device has proven ubiquity and versatility across a wide range of applications. This is due to its integration of 7 Darlington transistors that are capable of sinking up to 500 mA and wide GPIO range capability.

The SN75468 comprises seven high voltage, high current NPN Darlington transistor pairs. All units feature a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads. The SN75468 has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5.0 V or 3.3 V. The SN75468 offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

This device can operate over a wide temperature range (-40°C to 105°C).

### 9.2 Functional Block Diagram



### 9.3 Feature Description

Each channel of SN75468 consists of Darlington connected NPN transistors. This connection creates the effect of a single transistor with a very high current gain ( $\beta$ 2). This can be as high as 10,000 A/A at certain currents. The very high  $\beta$  allows for high output current drive with a very low input current, essentially equating to operation with low GPIO voltages.

The GPIO voltage is converted to base current via the 2.7 k $\Omega$  resistor connected between the input and base of the pre-driver Darlington NPN. The 7.2 k $\Omega$  & 3.0 k $\Omega$  resistors connected between the base and emitter of each respective NPN act as pull-downs and suppress the amount of leakage that may occur from the input.

The diodes connected between the output and COM pin is used to suppress the kick-back voltage from an inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply via the kick-back diode.

In normal operation the diodes on base and collector pins to emitter will be reversed biased. If these diode are forward biased, internal parasitic NPN transistors will draw (a nearly equal) current from other (nearby) device pins.

#### 9.4 Device Functional Modes

### 9.4.1 Inductive Load Drive

When the COM pin is tied to the coil supply voltage, SN75468 is able to drive inductive loads and supress the kick-back voltage via the internal free wheeling diodes.

#### 9.4.2 Resistive Load Drive

When driving a resistive load, a pull-up resistor is needed in order for SN75468 to sink current and for there to be a logic high level. The COM pin can be left floating for these applications.



# 10 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 10.1 Application Information

SN75468 will typically be used to drive a high voltage and/or current peripheral from an MCU or logic device that cannot tolerate these conditions. The following design is a common application of SN75468, driving inductive loads. This includes motors, solenoids & relays. Each load type can be modeled by what's seen in Figure 16.

# 10.2 Typical Application




Figure 16. SN75468 as Inductive Load Driver

## 10.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

**Table 1. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
GPIO Voltage	3.3 V or 5.0 V
Coil Supply Voltage	12 V to 100 V
Number of Channels	7
Output Current (R <sub>COIL</sub> )	20 mA to 300 mA per channel
Duty Cycle	100%

(2)

(3)



#### 10.2.2 Detailed Design Procedure

When using SN75468 in a coil driving application, determine the following:

- Input voltage range
- Temperature range
- Output and drive current
- Power dissipation

#### 10.2.2.1 Drive Current

The coil current is determined by the coil voltage (VSUP), coil resistance & output low voltage ( $V_{OL}$  or  $V_{CE(SAT)}$ ).  $I_{COIL} = (V_{SUP} - V_{CE(SAT)}) / R_{COIL}$ 

#### 10.2.2.2 Output Low Voltage

The output low voltage  $(V_{OL})$  is the same thing as  $V_{CE(SAT)}$  and can be determined by the *Electrical* Characteristics table, Figure 1, or Figure 2.

## 10.2.2.3 Power Dissipation & Temperature

The number of coils driven is dependent on the coil current and on-chip power dissipation. The number of coils driven can be determined by Figure 4 or Figure 5.

For a more accurate determination of number of coils possible, use the below equation to calculate SN75468 onchip power dissipation P<sub>D</sub>:

$$P_{D} = \sum_{i=1}^{N} V_{OLi} \times I_{Li}$$

Where:

N is the number of channels active together.

$$V_{OLi}$$
 is the OUT<sub>i</sub> pin voltage for the load current  $I_{Li}$ . This is the same as  $V_{CE(SAT)}$ 

In order to guarantee reliability of SN75468 and the system the on-chip power dissipation must be lower that or equal to the maximum allowable power dissipation (PD(MAX)) dictated by below equation Equation 3.

$$PD_{(MAX)} = \begin{pmatrix} T_{J(MAX)} - T_{A} \end{pmatrix}_{\theta_{JA}}$$

Copyright © 1976-2015, Texas Instruments Incorporated

T<sub>J(MAX)</sub> is the target maximum junction temperature.

T<sub>A</sub> is the operating ambient temperature.


 $\theta_{\text{JA}}$  is the package junction to ambient thermal resistance.

It is recommended to limit SN75468 IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.



### 10.2.3 Application Curves

The following curves were generated with SN75468 driving an OMRON G5NB relay -  $V_{in}$  = 5.0V;  $V_{sup}$ = 12 V &  $R_{COIL}$ = 2.8 k $\Omega$ 



# 10.3 System Examples




Figure 19. TTL to Load Schematic

12 Submit Documentation Feedback

Copyright © 1976–2015, Texas Instruments Incorporated



# **System Examples (continued)**




Figure 20. Buffer to Higher Current Loads Schematic




Figure 21. Pull-up Resistor Schematic



# 11 Power Supply Recommendations

This part does not need a power supply; however, the COM pin is typically tied to the system power supply. When this is the case, it is very important to make sure that the output voltage does not heavily exceed the COM pin voltage. This will heavily forward bias the fly-back diodes and cause a large current to flow into COM, potentially damaging the on-chip metal or over-heating the part.

## 12 Layout

# 12.1 Layout Guidelines

Thin traces can be used on the input due to the low current logic that is typically used to drive SN75468. Care must be taken to separate the input channels as much as possible, as to eliminate cross-talk. Thick traces are recommended for the output, in order to drive whatever high currents that may be needed. Wire thickness can be determined by the trace material's current density and desired drive current.

Since all of the channels currents return to a common emitter, it is best to size that trace width to be very wide. Some applications require up to 2.5 A.

### 12.2 Layout Example




Figure 22. Package Layout

Submit Documentation Feedback



# 13 Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PARTS PRODUCT FOLDER		TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN75468	Click here	Click here	Click here	Click here	Click here	
SN75469	SN75469 Click here		Click here	Click here	Click here	

### 13.2 Trademarks

All trademarks are the property of their respective owners.

# 13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 14-Aug-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75468D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468DE4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75468N	Samples
SN75468NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75468N	Samples
SN75468NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75468NSRG4	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75468	Samples
SN75469D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75469	Samples
SN75469DE4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75469	Samples
SN75469DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75469	Samples
SN75469N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75469N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Aug-2021

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Jul-2023


# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75468NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN75469DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 1-Jul-2023




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75468NSR	SO	NS	16	2000	356.0	356.0	35.0
SN75469DR	SOIC	D	16	2500	340.5	336.1	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Jul-2023

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN75468D	D	SOIC	16	40	507	8	3940	4.32
SN75468DE4	D	SOIC	16	40	507	8	3940	4.32
SN75468N	N	PDIP	16	25	506	13.97	11230	4.32
SN75468N	N	PDIP	16	25	506	13.97	11230	4.32
SN75468NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN75468NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN75469D	D	SOIC	16	40	507	8	3940	4.32
SN75469DE4	D	SOIC	16	40	507	8	3940	4.32
SN75469N	N	PDIP	16	25	506	13.97	11230	4.32

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDS0-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



## NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOP



#### NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated