

256K x 8 HIGH-SPEED CMOS STATIC RAM

APRIL 2008

FEATURES

• High-speed access time: 8, 10 ns

• Operating Current: 50mA (typ.)

Standby Current: 700µA (typ.)

Multiple center power and ground pins for greater noise immunity

Easy memory expansion with CE and OE options

• CE power-down

· TTL compatible inputs and outputs

Single 3.3V power supply

Packages available:

36-pin 400-mil SOJ

- 44-pin TSOP (Type II)

Lead-free available

DESCRIPTION


The *ISSI* IS61LV2568L is a very high-speed, low power, 262,144-word by 8-bit CMOS static RAM. The IS61LV2568L is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 36mW (max.) with CMOS input levels.

The IS61LV2568L operates from a single 3.3V power supply and all inputs are TTL-compatible.

The IS61LV2568L is available in 36-pin 400-mil SOJ and 44-pin TSOP (Type II) packages.


FUNCTIONAL BLOCK DIAGRAM




Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



PIN CONFIGURATION 36-Pin SOJ



44-Pin TSOP (Type II)



PIN DESCRIPTIONS

A0-A17	Address Inputs	
CE	Chip Enable Input	
ŌĒ	Output Enable Input	
WE	Write Enable Input	
I/O0-I/O7	Bidirectional Ports	
VDD	Power	
GND	Ground	
NC	No Connection	



TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	V _{DD} Current	
Not Selected (Power-down)	Х	Н	Χ	High-Z	ISB1, ISB2	
Output Disabled	Н	L	Н	High-Z	Icc	
Read	Н	L	L	Dоит	Icc	
Write	L	L	Х	Din	lcc	

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
V _{DD}	Supply voltage with Respect to GND	-0.5 to +4.0	V	
VTERM	Terminal Voltage with Respect to GND	-0.5 to $V_{DD} + 0.5$	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Po	Power Dissipation	1.0	W	

Notes:

OPERATING RANGE

Range	Ambient Temperature	VDD (8ns)	VDD (10 ns)	
Commercial	0°C to +70°C	3.3V +10%,-5%	3.3V <u>+</u> 10%	
Industrial	–40°C to +85°C		3.3V <u>+</u> 10%	

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	V _{DD} = Min., Iон = -4.0 mA	2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 8.0 mA	_	0.4	V
VIH	Input HIGH Voltage(1)		2.0	VDD + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	GND ≤ V _{IN} ≤ V _{DD}	-1	1	μA
ILO	Output Leakage	GND ≤ Vout ≤ Vdd, Outputs Disabled	–1	1	μA

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
reliability.

VIL(min) = -0.3V (DC); VIL(min) = -2.0V (pulse width - 2.0 ns).
 VIH(max) = VDD + 0.3V (DC); VIH(max) = VDD + 2.0V (pulse width - 2.0 ns).



POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		_	ns Max.	-10 r Min. l		Unit
lcc	VDD Operating Supply Current	$V_{DD} = Max., \overline{CE} = V_{IL}$ $I_{OUT} = 0 \text{ mA}, f = Max.$	Com. Ind. typ. ⁽²⁾	_	65 50	_ _ _	60 65 50	mA
ISB1	TTL Standby Current (TTL Inputs)	$V_{DD} = Max.,$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\overline{CE} \ge V_{IH}, f = max$	Com. Ind.	_	30	_	25 30	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\begin{split} & V_{DD} = Max., \\ & \overline{CE} \geq V_{DD} - 0.2V, \\ & V_{IN} \geq V_{DD} - 0.2V, \text{ or } \\ & V_{IN} \leq \ 0.2V, f = 0 \end{split}$	Com. Ind. typ. ⁽²⁾	-	3 700	_ _ _	3 4 700	mA mA μA

Note:

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	рF
Cı/o	Input/Output Capacitance	Vout = 0V	8	pF

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 3.3V$.

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.


^{2.} Typical values are measured at V_{DD}=3.3V, T_A=25°C. Not 100% tested.



AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS



 319Ω 3.3V O-OUTPUT o-353 Ω 5 pF 🚽 Including jig and scope =

Figure 2 Figure 1



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)


		- 8	ns	-10	ns	
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
trc	Read Cycle Time	8	_	10	_	ns
taa	Address Access Time	_	8	_	10	ns
tона	Output Hold Time	2.5	_	2.5	_	ns
tace	CE Access Time	_	8	_	10	ns
tdoe	OE Access Time	_	3.5	_	4	ns
tlzoe(2)	OE to Low-Z Output	0	_	0	_	ns
thzoe(2)	OE to High-Z Output	0	3.5	0	4	ns
tLZCE ⁽²⁾	CE to Low-Z Output	3.5	_	3	_	ns
thzce(2)	CE to High-Z Output	0	3.5	0	4	ns

Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
 Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.




AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$)



READ CYCLE NO. 2^(1,3) ($\overline{\text{CE}}$ and $\overline{\text{OE}}$ Controlled)



- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

		- 8	ns	-10	ns	
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	ns
tsce	CE to Write End	7	_	8	_	ns
taw	Address Setup Time to Write End	7	_	8	_	ns
tha	Address Hold from Write End	0	_	0	_	ns
tsa	Address Setup Time	0	_	0	_	ns
t _{PWE1}	WE Pulse Width (OE = HIGH)	6	_	7	_	ns
tPWE2	WE Pulse Width (OE = LOW)	6.5	_	8	_	ns
tsp	Data Setup to Write End	4	_	5	_	ns
thD	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽³⁾	WE LOW to High-Z Output	_	3	_	4	ns
tLZWE ⁽³⁾	WE HIGH to Low-Z Output	0	_	0	_	ns

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


^{2.} The internal write time is defined by the overlap of $\overline{\textbf{CE}}$ LOW and $\overline{\textbf{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

^{3.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.



AC WAVEFORMS

WRITE CYCLE NO. $1^{(1,2)}$ (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)




Note:

1. The internal Write time is defined by the overlap of $\overline{\textbf{CE}}$ = LOW and $\overline{\textbf{WE}}$ = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Setup and Hold timing is referenced to the rising or falling edge of the signal that terminates the Write.



AC WAVEFORMS


WRITE CYCLE NO. 2⁽¹⁾ (WE Controlled, OE = HIGH during Write Cycle)



Note:

1. The internal Write time is defined by the overlap of $\overline{\textbf{CE}}$ = LOW and $\overline{\textbf{WE}}$ = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Setup and Hold timing is referenced to the rising or falling edge of the signal that terminates the Write.

WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)



Note:

1. The internal Write time is defined by the overlap of $\overline{CE} = LOW$ and $\overline{WE} = LOW$. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Setup and Hold timing is referenced to the rising or falling edge of the signal that terminates the Write.



ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
8	IS61LV2568L-8K IS61LV2568L-8T IS61LV2568L-8TL	400-mil SOJ TSOP (Type II) TSOP (Type II), Lead-free
10	IS61LV2568L-10T IS61LV2568L-10TL	TSOP (Type II) TSOP (Type II), Lead-free


Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
10	IS61LV2568L-10KI	400-mil SOJ
	IS61LV2568L-10KLI	400-mil SOJ, Lead-free

PACKAGING INFORMATION



400-mil Plastic SOJ Package Code: K



	Millimeters		Inches		Millim	Millimeters		Inches		Millimeters		es
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
No. Leads	(N)	28				3	2				36	
Α	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148
A1	0.64	_	0.025	_	0.64	_	0.025	_	0.64	_	0.025	_
A2	2.08	_	0.082	_	2.08	_	0.082	_	2.08	_	0.082	_
В	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020
b	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032
С	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013
D	18.29	18.54	0.720	0.730	20.82	21.08	0.820	0.830	23.37	23.62	0.920	0.930
Е	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445
E1	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
E2	9.40	BSC	0.370) BSC	9.40	BSC	0.370) BSC	9.40	BSC	0.370	BSC
е	1.27	BSC	0.05	0 BSC	1.27 E	3SC	0.050	BSC	1.27	BSC	0.050	BSC

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION



	Millimeters		Inches		Millim	Millimeters		Inches		Millimeters		Inches	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
No. Leads	(N)	40				42	2					14	
Α	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148	
A1	0.64	_	0.025	_	0.64	_	0.025	_	0.64	_	0.025	_	
A2	2.08	_	0.082	_	2.08	_	0.082	_	2.08	_	0.082	_	
В	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020	
b	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032	
С	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013	
D	25.91	26.16	1.020	1.030	27.18	27.43	1.070	1.080	28.45	28.70	1.120	1.130	
Е	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445	
E1	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	
E2	9.40 BSC		0.370 BSC		9.40	9.40 BSC		0.370 BSC		9.40 BSC		0.370 BSC	
е	1.27 BSC		0.05	0 BSC	1.27 l	1.27 BSC		0.050 BSC		1.27 BSC		0.050 BSC	


Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION



Plastic TSOP

Package Code: T (Type II)



Plastic TSOP (T - Type II)													
	Millimeter		ters Inches		Millimeters		Inches		Millin	Millimeters		Inches	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Ref. Std.													
No. Leads	(N)	3	2		44					50			
Α	_	1.20	_	0.047	_	1.20	_	0.047	_	1.20	_	0.047	
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	
b	0.30	0.52	0.012	0.020	0.30	0.45	0.012	0.018	0.30	0.45	0.012	0.018	
С	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	
D	20.82	21.08	0.820	0.830	18.31	18.52	0.721	0.729	20.82	21.08	0.820	0.830	
E1	10.03	10.29	0.391	0.400	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	
Е	11.56	11.96	0.451	0.466	11.56	11.96	0.455	0.471	11.56	11.96	0.455	0.471	
е	1.27 BSC		0.050 BSC		0.80	0.80 BSC		0.032 BSC		0.80 BSC		0.031 BSC	
L	0.40	0.60	0.016	0.024	0.41	0.60	0.016	0.024	0.40	0.60	0.016	0.024	
ZD	0.95 REF		0.037 REF		0.81	0.81 REF		0.032 REF		0.88 REF		0.035 REF	
α	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.