
- Qualified for Automotive Applications
- Synchronous or Asynchronous Preset
- Cascadable in Synchronous or Ripple Mode
- Fanout (Over Temperature Range)
 - Standard Outputs ... 10 LSTTL Loads
 - Bus Driver Outputs ... 15 LSTTL Loads
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs

- V_{CC} Voltage = 2 V to 6 V
- High Noise Immunity N_{IL} or N_{IH} = 30% of V_{CC}, V_{CC} = 5 V



description/ordering information

The CD74HC40103 is manufactured with high-speed silicon-gate technology and consists of an 8-stage synchronous down counter with a single output, which is active when the internal count is zero. The device contains a single 8-bit binary counter. Each device has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the terminal count (TC) output are active-low logic.

In normal operation, the counter is decremented by one count on each positive transition of the clock (CP) output. Counting is inhibited when the terminal enable (TE) input is high. TC goes low when the count reaches zero, if TE is low, and remains low for one full clock period.

When the synchronous preset enable (\overline{PE}) input is low, data at the P0–P7 inputs are clocked into the counter on the next positive clock transition, regardless of the state of \overline{TE} . When the asynchronous preset enable (\overline{PL}) input is low, data at the P0–P7 inputs asynchronously are forced into the counter, regardless of the state of the \overline{PE} , \overline{TE} , or CP inputs. Inputs P0–P7 represent a single 8-bit binary word for the CD74HC40103. When the master reset (\overline{MR}) input is low, the counter asynchronously is cleared to its maximum count of 255₁₀, regardless of the state of any other input. The precedence relationship between control inputs is indicated in the truth table.

If all control inputs except $\overline{\text{TE}}$ are high at the time of zero count, the counters jump to the maximum count, giving a counting sequence of 100_{16} or 256_{10} clock pulses long.

ORDERING INFORMATION[†]

T _A	PACKAGE‡		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC – M Tape and reel		CD74HC40103QM96Q1	HC40103Q

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

CD74HC40103-Q1 HIGH-SPEED CMOS LOGIC 8-STAGE SYNCHRONOUS DOWN COUNTER

SCLS547A - OCTOBER 2003 - REVISED APRIL 2008

description/ordering information (continued)

The CD74HC40103 may be cascaded using the $\overline{\text{TE}}$ input and the $\overline{\text{TC}}$ output, in either synchronous or ripple mode. These circuits have the low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low-power Schottky TTL circuits and can drive up to ten LSTTL loads.

FUNCTION TABLE

	CONTROL INPUTS				ACTION			
MR	PL	PL PE TE		PRESET MODE	ACTION			
Н	Н	Н	Н		Inhibit counter			
Н	Н	Н	L	Synchronous	Count down			
Н	Н	L	Х		Preset on next positive clock transition			
Н	L	Х	Х	Agymahranaya	Preset asynchronously			
L	L X X X		Х	Asynchronous	Clear to maximum count			


NOTE: H = high voltage level, L = low voltage level, X = don't care

Clock connected to clock input

Synchronous operation: changes occur on negative-to-positive clock transitions.

Load inputs: MSB = P7, LSB = P0

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	. $-0.5 V to 7 V$
Input clamp current, I_{IK} ($V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$)	±20 mA
Output clamp current, I_{OK} ($V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$)	±20 mA
Source or sink current per output pin, I_O ($V_O > -0.5 \text{ V}$ or $V_O < V_{CC} + 0.5 \text{ V}$)	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2)	73°C/W
Maximum junction temperature, T _J	150°C
Lead temperature (during soldering):	
At distance 1/16 \pm 1/32 inch (1,59 \pm 0,79 mm) from case for 10 s max	300°C
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
V_{CC}	Supply voltage		2	6	V	
		V _{CC} = 2 V	1.5			
V_{IH}	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15		٧	
		$V_{CC} = 6 V$	4.2			
	$V_{CC} = 2 V$			0.5		
V_{IL}	Low-level input voltage $V_{CC} = 4.5 \text{ V}$		1.35	V		
		V _{CC} = 6 V		1.8		
VI	Input voltage		0	V_{CC}	V	
Vo	Output voltage		0	V_{CC}	V	
		V _{CC} = 2 V	0	1000		
t _t	Input transition (rise and fall) time	$V_{CC} = 4.5 \text{ V}$	0	500	ns	
		V _{CC} = 6 V	0	400		
T _A	Operating free-air temperature	<u>.</u>	-40	125	°C	

NOTES: 3. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. All voltages referenced to GND unless otherwise specified.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

CD74HC40103-Q1 **HIGH-SPEED CMOS LOGIC** 8-STAGE SYNCHRONOUS DOWN COUNTER SCLS547A - OCTOBER 2003 - REVISED APRIL 2008

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS			v _{cc}	T _A = 25°C		BAIN! BAAY		
PARAMETER	TEST CONDI	TEST CONDITIONS			MIN	MAX	MIN	MAX	UNIT
			-0.02	2 V	1.9		1.9		
		CMOS loads	-0.02	4.5 V	4.4		4.4		
V_{OH}	$V_{I} = V_{IH}$ or V_{IL}		-0.02	6 V	5.9		5.9		V
		TTL loads	-4	4.5 V	3.98		3.7		
			-5.2	6 V	5.48		5.2		
	V _I = V _{IH} or V _{IL}	CMOS loads	0.02	2 V		0.1		0.1	·
			0.02	4.5 V		0.1		0.1	
V_{OL}			0.02	6 V		0.1		0.1	
		TTI Israela	4	4.5 V		0.26		0.4	
		TTL loads	5.2	6 V		0.26		0.4	
I _I	$V_I = V_{CC}$ or GND			6 V		±0.1		±1	μΑ
I _{CC}	V _I = V _{CC} or GND		0	6 V		8		160	μΑ
C _{IN}	C _L = 50 pF					10		10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				T _A = 2	25°C			
		PARAMETER	v _{cc}	MIN	MAX	MIN	MAX	UNIT
			2 V	165		250		
		CP	4.5 V	33		50		
			6 V	28		43		
			2 V	125		190		
t _w	Pulse duration	PL	4.5 V	25		38		ns
			6 V	21		32		
			2 V	125		190		
		MR	4.5 V	25		38		
			6 V	21		32		
			2 V	3		2		
f _{max}	CP frequency (see No	ote 4)	4.5 V	15		10		MHz
			6 V	18		12		
	Setup time	P to CP	2 V	100		150		
			4.5 V	20		30		
				17		26		
			2 V	75		110		ns
		PE to CP	4.5 V	15		22		
			6 V	13		19		
t _{su}		TE to CP	2 V	150		225		
			4.5 V	30		45		
			6 V	26		38		
		To CP, MR inactive	2 V	50		75		
			4.5 V	10		15		
			6 V	9		13		
			2 V	5		5		
		P to CP	4.5 V	5		5		
			6 V	5		5		
			2 V	0		0		
t _h	Hold time	TE to CP	4.5 V	0		0		ns
			6 V	0		0		
		_	2 V	2		2		
		PE to CP	4.5 V	2		2		
			6 V	2		2		

NOTE 4: Noncascaded operation only. With cascaded counters, clock-to-terminal count propagation delays, count enables (PE or TE) to clock setup times, and count enables (PE or TE) to clock hold times determine maximum clock frequency. For example, with these HC devices:

$$CP f_{max} = \frac{1}{CP \text{ to } \overline{TC} \text{ prop delay } + \overline{TE} \text{ to } CP \text{ setup time } + \overline{TE} \text{ to } CP \text{ hold time}} = \frac{1}{60 + 30 + 0} \approx 11 \text{ MHz}$$



CD74HC40103-Q1 HIGH-SPEED CMOS LOGIC 8-STAGE SYNCHRONOUS DOWN COUNTER

SCLS547A - OCTOBER 2003 - REVISED APRIL 2008

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

24244	FROM	то	LOAD		Τμ	∖ = 25°C				
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	v _{cc}	MIN	TYP	MAX	MIN MAX	UNIT	
		TC		2 V			300	450	÷50	
			C _L = 50 pF	4.5 V			60	90]	
		(asynchronous preset)		6 V			51	77]	
	СР	μ,	C _L = 15 pF	5 V		25				
	CP			2 V			300	450		
		TC (synchronous	C _L = 50 pF	4.5 V			60	90		
		preset)		6 V			51	77]	
		,	C _L = 15 pF	5 V		25]	
	TE PL	тс	C _L = 50 pF	2 V			200	300	ns	
				4.5 V			40	60		
t_{pd}				6 V			34	51		
			C _L = 15 pF	5 V		17				
		TC	C _L = 50 pF	2 V			275	415		
				4.5 V			55	83		
				6 V			47	71		
			C _L = 15 pF	5 V		23				
				2 V			275	415		
	MR	TC	C _L = 50 pF	4.5 V			55	83		
	IVIE	10		6 V			47	71		
			C _L = 15 pF	5 V		23				
				2 V			75	110]	
t _t			C _L = 50 pF	4.5 V			15	22	ns	
				6 V			13	19		
f _{max}	CP		$C_{L} = 15 pF$	5 V		25			MHz	

operating characteristics, V_{CC} = 5 V, T_A = 25°C, input t_r , t_f = 6 ns

PARAMETER	TYP	UNIT
C _{pd} Power dissipation capacitance (see Note 5)	25	pF

NOTE 5: C_{pd} is used to determine the dynamic power consumption per package.

 $P_D = (C_{pd} \times V_{CC}^2 \times f_i) + (C_L \times V_{CC}^2 \times f_O)$

f_I = input frequency


f_O = output frequency

C_L = output load capacitance

V_{CC} = supply voltage



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 $\Omega,\,t_r$ = 6 ns, t_f = 6 ns.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms




Figure 2. Timing Diagram



6-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
CD74HC40103QM96Q1	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	
HC40103QM96G4Q1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD74HC40103-Q1:

Catalog: CD74HC40103

■ Enhanced Product: CD74HC40103-EP

PACKAGE OPTION ADDENDUM

6-Jan-2013


Military: CD54HC40103

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>