

# Configurable Four Output, Low Jitter Clock Generator for Automotive

#### Features

- AEC-Q100 Automotive Qualified
- Low RMS Phase Jitter: <1 ps (typ.)
- Complies with PCIe Gen1/2/3/4 Common Clock Spec
- High Stability: ±25 ppm, ±50 ppm
- Wide Temperature Range:
  - Automotive Grade 2: –40°C to +105°C
- Automotive Grade 3: -40°C to +85°C
- High Supply Noise Rejection: -50 dBc
- Four Format-Configurable Outputs:
   LVPECL, LVDS, HCSL, LVCMOS
- Available Pin-Selectable Frequency Table
  - 1 Pin per Bank for 2 Frequency Sets
- Wide Frequency Range:
  - 2.3 MHz 460 MHz
- 20-Pin QFN Footprint (5.0 mm x 3.2 mm)
- · Excellent Shock and Vibration Immunity
- High Reliability
  - 20x better MTF than quartz-based devices
- Wide Supply Range of 2.25V to 3.6V
- Lead Free and RoHS-Compliant

#### Applications

- Automotive Infotainment
- Automotive ADAS
- Autonomous Driving
- In-Vehicle Network

#### **General Description**

The DSA400 is a four output clock generator. It utilizes proven PureSilicon<sup>™</sup> MEMS technology to provide excellent jitter and stability while incorporating additional device functionality.

The nominal frequencies of the outputs can be identical or independently derived from common PLLs.

The four output DSA400 MEMS oscillators are excellent choices for use as clock references in automotive applications in which small size, low power consumption, and long-term reliability are paramount. The DSA400 is AEC-Q100 qualified.


Each output may be configured independently to support a single-ended LVCMOS interface or a differential interface. Differential options include LVPECL, LVDS, or HCSL.

The DSA400 provides two independent select lines for choosing between two sets of pre-configured frequencies per bank. It also has two OE pins to allow for enabling and disabling outputs.

The DSA400 is packaged in a 20-pin QFN (5 mm x 3.2 mm) and is available in extended commercial and industrial temperature grades.

The DSA400 is a highly configurable device and is factory programmed to meet the customer's needs. Microchip's ClockWorks Configurator must be used to choose the necessary options, create the final part number, data sheet, and order samples.

#### **Block Diagram**



# 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †

Supply Voltage	–0.3V to +4.0V
Input Voltage	–0.3V to V <sub>DD</sub> +0.3V
ESD Protection (HBM)	
ESD Protection (MM)	
ESD Protection (CDM)	

**† Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

# **ELECTRICAL CHARACTERISTICS**

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Supply Voltage (Note 1)	V <sub>DD</sub>	2.25	_	3.6	V	_
Core Supply Current (Note 2)	IDDCORE	_	40	44	mA	OE(1:2) = 0. All outputs disabled.
Fraguanay Stability	٨f			±25		All temperature and V <sub>DD</sub>
Frequency Stability	Δf	—	_	±50	ppm	ranges.
Aging - First Year	$\Delta f_{Y1}$	—	_	±5	ppm	One year at +25°C
Aging - After First Year	$\Delta f_{Y2}$ +	_	_	<±1	ppm/yr	Year two and beyond at +25°C
Start-up Time (Note 3)	t <sub>SU</sub>	_	_	5	ms	T = +25°C
	V <sub>IH</sub>	0.75 x V <sub>DD</sub>		_	V	Input logic high
Input Logic Levels	V <sub>IL</sub>	_		0.25 x V <sub>DD</sub>	v	Input logic low
Output Disable Time (Note 4)	t <sub>DA</sub>	_	_	5	ns	OE(1:2) transition from 1 to 0
Output Enable Time (Note 4)	t <sub>EN</sub>			20	ns	OE(1:2) transition from 0 to 1
Pull-Up Resistor	R <sub>PU</sub>		40		kΩ	All input pins have an internal pull-up

Electrical Charcteristics: V<sub>DD</sub> = 3.3V; T<sub>A</sub> = +25°C unless otherwise specified.

Note 1:  $V_{DD}$  pins should be filtered with a 0.1  $\mu$ F capacitor connected between  $V_{DD}$  and  $V_{SS}$ .

**2:** The addition of I<sub>DDCORE</sub> and I<sub>DDIO</sub> provides the total current consumption of the device.

**3:** t<sub>SU</sub> is time to 100 ppm stable output frequency after V<sub>DD</sub> is applied and outputs are enabled.

4: See the Output Waveform section for more information.

# **TEMPERATURE SPECIFICATIONS (Note 1)**

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions		
Temperature Ranges	Temperature Ranges							
Operating Temperature Range (T)	T <sub>A</sub>	-40	_	+105	°C	Ordering Option L		
	T <sub>A</sub>	-40	—	+85	°C	Ordering Option I		
Junction Temperature	TJ	_	_	+150	°C	—		
Storage Temperature Range	T <sub>S</sub>	-40	—	+150	°C	—		
Soldering Temperature	—		—	+260	°C	40 sec. max.		

Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature, and the thermal resistance from junction to air (i.e., T<sub>A</sub>, T<sub>J</sub>, θ<sub>JA</sub>). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +150°C rating. Sustained junction temperatures above +150°C can impact the device reliability.

# 2.0 PIN DESCRIPTIONS




FIGURE 2-1: Pin Configuration, 20-Pin QFN (5.0 mm x 3.2 mm)

The descriptions of the pins are listed in Table 2-1.

Pin Number	Pin Name	Pin Type	Description
1	OE1	I	Output Enable for Bank1 (CLK0 and CLK3); Active-High. See Table 3-1.
2	NC	N/A	Leave unconnected or connect to ground.
3	V <sub>SS</sub>	PWR	Ground.
4	V <sub>SS</sub>	PWR	Ground.
5	CLK0-	0	Complement output of differential pair 0 (off when in LVCMOS format).
6	CLK0+	0	True output of differential pair 0 or LVCMOS output 0.
7	CLK1–	0	Complement output of differential pair 1 (off when in LVCMOS format).
8	CLK1+	0	True output of differential pair 1 or LVCMOS output 1.
9	V <sub>DD2</sub>	PWR	Power Supply for Bank2 (CLK1 and CLK2).
10	FSB2	I	Input for selecting pre-configured frequencies on Bank2 (CLK1 and CLK2).
11	OE2	I	Output Enable for Bank2 (CLK1 and CLK2); Active-High. See Table 3-1.
12	NC	N/A	Leave unconnected or connect to ground.
13	V <sub>SS</sub>	PWR	Ground.
14	V <sub>SS</sub>	PWR	Ground.
15	CLK2–	0	Complement output of differential pair 2 (off when in LVCMOS format).
16	CLK2+	0	True output of differential pair 2 or LVCMOS output 2.
17	CLK3–	0	Complement output of differential pair 3 (off when in LVCMOS format).
18	CLK3+	0	True output of differential pair 3 or LVCMOS output 3.
19	V <sub>DD1</sub>	PWR	Power Supply for Bank1 (CLK0 and CLK3).
20	FSB1	I	Input for selecting pre-configured frequencies on Bank1 (CLK0 and CLK3).

# 3.0 OPERATIONAL DESCRIPTION

The DSA400 is a clock generator. Unlike older clock generators in the industry, it does not require an external crystal to operate; it relies on the integrated MEMS resonator that interfaces with internal PLLs. This technology enhances performance and reliability by allowing tighter frequency stability over a far wider temperature range. In addition, the higher resistance to shock and vibration decreases the aging rate to allow for much improved product life in the system.

#### 3.1 Inputs

There are four input signals in the device. Each has an internal (40 k $\Omega$ ) pull-up to default the selection to a high (1). Inputs can be controlled through hardware strapping method with a resistor to ground to assert the input low (0). Inputs may also be controlled by other components' GPIOs

In case more than one frequency set is desired, FSB1 and FSB2 are used to independently select one of two sets per bank. FSB1 selects the pre-configured set on Bank1 (CLK0 and CLK3) and FSB2 selects the pre-configured set on Bank2 (CLK1 and CLK2), as shown in Table 0-1 in the Product Identification System section.

If there is a requirement to disable outputs, the inputs OE1 and OE2 are used in conjunction to disable the banks of outputs. Outputs are disabled in tri-state (Hi-Z) mode. See Table 3-1 for more information.

# TABLE 3-1:OUTPUT ENABLESELECTION TABLE

OE1	OE2	Bank 1 (CLK0 & CLK3)	Bank 2 (CLK1 & CLK2)
0	0	Hi-Z	Hi-Z
0	1	Hi-Z	Running
1	0	Running	Hi-Z
1	1	Running	Running

#### 3.2 Outputs

The four outputs are grouped into two banks. Each bank is supplied by an independent  $V_{DD}$  to allow for optimized noise isolation between the two banks. Each bank provides two synchronous outputs generated by a common PLL:

- · Bank1 is composed of outputs CLK0 and CLK3.
- Bank2 is composed of outputs CLK1 and CLK2.


Each output may be pre-configured independently to be one of the following formats: LVCMOS, LVDS, LVPECL or HCSL. In case the output is configured to be single-ended LVCMOS, the frequency is generated on the true output (CLKx+) and the complement output (CLKx–) is shut off in a low state. Frequencies can be chosen from 2.3 MHz to 460 MHz for differential outputs and from 2.3 MHz to 170 MHz on LVCMOS outputs.

#### 3.3 Power

 $V_{DD1}$  and  $V_{DD2}$  supply the power to banks 1 and 2 respectively. Each  $V_{DD}$  may have a different supply voltage from the other as long as it is within the 2.25V to 3.6V range. Each  $V_{DD}$  pin should have a 0.1  $\mu F$  capacitor to filter high-frequency noise.  $V_{SS}$  is common to the entire device.

# 4.0 TERMINATION SCHEMES

# 4.1 LVPECL



Parameter	Symbol	Min.	Тур.	Max.	Units	Condition		
Output Logic	V <sub>OH</sub>	V <sub>DD</sub> – 1.08		_	v	Output Logic High, $R_L = 50\Omega$ to $V_{DD}$ -2V		
Levels	V <sub>OL</sub>	—	_	V <sub>DD</sub> – 1.55	v	Output Logic Low, $R_L = 50\Omega$ to $V_{DD}$ -2V		
Peak-to-Peak Output Swing	—	_	800	—	mV	Single-Ended		
Output Transition Time	t <sub>R</sub>	_	250	—	nc	Rise Time. 20% to 80%; $R_L = 50\Omega$ to $V_{DD}$ -2V		
(Note 2)	t <sub>F</sub>	_	250	—	ps	Fall Time. 20% to 80%; R <sub>L</sub> = 50 $\Omega$ to V <sub>DD</sub> -2V		
Frequency	f <sub>0</sub>	2.3	_	460	MHz	Single Frequency		
Output Duty Cycle	SYM	48	_	52	%	Differential		
IO Supply Current (Note 3)	I <sub>DDIO</sub>	_	35	38	mA	Per Output at 125 MHz		
Period Jitter (Note 4)	J <sub>PER</sub>	_	2.5	_	ps <sub>RMS</sub>	CLK(0:3) = 156.25 MHz		
		_	0.25	_		200 kHz to 20 MHz @ 156.25 MHz		
Integrated Phase Noise	J <sub>PH</sub>		0.38		ps <sub>RMS</sub>	100 kHz to 20 MHz @ 156.25 MHz		
			1.7	2		12 kHz to 20 MHz @ 156.25 MHz		

#### TABLE 4-1: LVPECL OUTPUTS (Note 1)

Note 1: LVPECL applicable to automotive Grade 3 temperature only.

2: See the Output Waveform section for more information.

3: The addition of  $I_{DDCORE}$  and  $I_{DDIO}$  provides the total current consumption of the device.

4: Period jitter includes crosstalk from adjacent output.

### 4.2 LVDS




FIGURE 4-2: Typical LVDS Termination Scheme.

If the  $100\Omega$  clamping resistor does not exist inside the receiving device, it should be added externally on the PCB and placed as close as possible to the receiver.

Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output Offset Voltage	V <sub>OS</sub>	1.125	_	1.46	V	R = 100Ω Differential
Delta Offset Voltage	$\Delta V_{OS}$	_	_	100	mV	—
Peak-to-Peak Output Swing	V <sub>PP</sub>	_	350	_	mV	Single-Ended
Output Transition Time	t <sub>R</sub>	_	200	_		Rise Time, 20% to 80%, R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 2 pF
(Note 1)	t <sub>F</sub>	_	200	_	ps	Fall Time, 20% to 80%, $R_L$ = 50 $\Omega$ , $C_L$ = 2 pF
Frequency	f <sub>0</sub>	2.3		460	MHz	Single Frequency
Output Duty Cycle	SYM	48	_	52	%	Differential
IO Supply Current (Note 2)	I <sub>DDIO</sub>	_	9	12	mA	Per Output at 125 MHz
Period Jitter	J <sub>PER</sub>	—	2.5	—	ps <sub>RMS</sub>	—
			0.28	_		200 kHz to 20 MHz @ 156.25 MHz
Integrated Phase Noise	J <sub>PH</sub>		0.4	—	ps <sub>RMS</sub>	100 kHz to 20 MHz @ 156.25 MHz
Note 1: See th		_	1.7	2.0		12 kHz to 20 MHz @156.25 MHz

TABLE 4-2: LVDS OUTPUTS

**Note 1:** See the Output Waveform section for more information.

2: The addition of  $I_{DDCORE}$  and  $I_{DDIO}$  provides the total current consumption of the device.

#### 4.3 HCSL




FIGURE 4-3:	Typical HCSL Termination Scheme.

The  $33\Omega$  series resistors are needed to avoid excessive ringing.

Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output Logic	V <sub>OH</sub>	0.725			- v	Output Logic High, $R_L = 50\Omega$
Levels	V <sub>OL</sub>	_	_	0.1	7 V	Output Logic Low, $R_L = 50\Omega$
Peak-to-Peak Output Swing	_	_	750	—	mV	Single-Ended
Output Transition Time	t <sub>R</sub>	200	_	400		Rise Time, 20% to 80%, R <sub>L</sub> = 50 $\Omega$ , C <sub>L</sub> = 2 pF
(Note 1)	t <sub>F</sub>	200	_	400	– ps	Fall Time, 20% to 80%, $R_L$ = 50 $\Omega$ , $C_L$ = 2 pF
Frequency	f <sub>0</sub>	2.3	—	460	MHz	Single Frequency
Output Duty Cycle	SYM	48	_	52	%	Differential
IO Supply Current (Note 2)	I <sub>DDIO</sub>	_	20	22	mA	Per Output at 125 MHz.
Period Jitter	J <sub>PER</sub>	_	2.5	_	ps <sub>RMS</sub>	—
			0.25	_		200 kHz to 20 MHz @ 156.25 MHz
Integrated Phase Noise	J <sub>PH</sub>	_	0.37	_	ps <sub>RMS</sub>	100 kHz to 20 MHz @ 156.25 MHz
Phase Noise			1.7	2.0		12 kHz to 20 MHz @156.25 MHz

#### TABLE 4-3: HCSL OUTPUTS

Note 1: See the Output Waveform section for more information.

**2:** The addition of  $I_{DDCORE}$  and  $I_{DDIO}$  provides the total current consumption of the device.

### 4.4 LVCMOS




FIGURE 4-4: Typical LVCMOS Termination Scheme.

The 27 $\Omega$  Series resistor complements the output impedance of about 23 $\Omega$  to 50 $\Omega$  impedance to match the line 50 $\Omega$  characteristic impedance to prevent reflections from the driver back to the receiver.

Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Output Logic	V <sub>OH</sub>	0.9 x V <sub>DD</sub>			v	Output Logic High, I = ±6 mA
Levels	V <sub>OL</sub>		—	0.1 x V <sub>DD</sub>		Output Logic Low, I = ±6 mA
Output	t <sub>R</sub>	_	1.1	2.0		Rise Time, 20% to 80%, C <sub>L</sub> = 15 pF
Transition Time (Note 1)	t <sub>F</sub>	—	1.3	2.0	ns	Fall Time, 20% to 80%, C <sub>L</sub> = 15 pF
Frequency	f <sub>0</sub>		_	100	MHz	—
Output Duty Cycle	SYM	44	_	55	%	_
IO Supply Current (Note 2)	I <sub>DDIO</sub>	_	11	14	mA	Per Output at 125 MHz, C <sub>L</sub> = 15 pF
Period Jitter	J <sub>PER</sub>		3	_	ps <sub>RMS</sub>	CLK(0:3) = 125 MHz
			0.3	_		200 kHz to 20 MHz @ 125 MHz
Integrated Phase Noise	J <sub>PH</sub>	_	0.38	_	ps <sub>RMS</sub>	100 kHz to 20 MHz @ 125 MHz
Filase Noise		_	1.7	2.0		12 kHz to 20 MHz @125 MHz

#### TABLE 4-4: LVCMOS OUTPUTS

Note 1: See the Output Waveform section for more information.

2: The addition of  $I_{DDCORE}$  and  $I_{DDIO}$  provides the total current consumption of the device.

### 5.0 OUTPUT WAVEFORM





FIGURE 5-1: Differential Output (LVDS, LVPECL, HCSL).





# 6.0 CONNECTION DIAGRAM

The connection diagram below includes recommended capacitors to be placed on each  $V_{DD}$  for noise filtering.





FIGURE 6-1: DSA400 Connection Diagram.


### 7.0 SOLDER REFLOW PROFILE




MSL 1 @ 260°C refer to JSTD-020C					
Ramp-Up Rate (200°C to Peak Temp)	3°C/sec. max.				
Preheat Time 150°C to 200°C	60-180 sec.				
Time Maintained above 217°C	60-150 sec.				
Peak Temperature	255°C to 260°C				
Time within 5°C of Actual Peak	20-40 sec.				
Ramp-Down Rate	6°C/sec. max.				
Time 25°C to Peak Temperature	8 minutes max.				

### 8.0 PACKAGING INFORMATION

### 8.1 Package Marking Information



Legend:	Y YY WW NNN @3 *	Product code or customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. ' Pin one index is identified by a dot, delta up, or delta down (triangle					
	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.						
	Underbar (_) and/or Overbar ( <sup>-</sup> ) symbol may not be to scale.						



#### 20-Lead QFN 5.0 mm x 3.2 mm Package Outline and Recommended Land Pattern

### APPENDIX A: REVISION HISTORY

### Revision A (June 2020)

Initial release of DSA400 as Microchip data sheet DS20006356A.

NOTES:

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

	X CLK3 Output Format		put Outpu	t Output	Qxxxx Freq. Code	<u>X</u> │ Package	e Te	X   mp. inge		<u>x</u>   pility	X   Packi	ing	XXX Automotive Suffix	
Device:	DSA4	-		t Format	Low littor	]	Exa	ample	es:					
Device:	D5A40	00:	Clock Gene	e Four Output erator	, LOW Jiller		a)				) XXXXXKI			
CLK3 Output Format:	0 1 2 3 4		OFF LVCMOS LVPECL LVDS HCSL					LV CL Ter	Configurable Four Output, Low Jitter Clock Generator; _VPECL CLK3; LVCMOS CLK2; HCSL CLK1; LVDS CLK0; Frequency Code; 20-Pin QFN; –40°C to +85°C Temp. Range; ±50 ppm Stability; 72/Tube; Standard automotive					
CLK2 Output Format:	1 2 3 4	= = =	LVCMOS LVPECL LVDS HCSL				b)	Co HC CL Tei	DSA400-4132QxxxKI2TVAO: Configurable Four Output, Low Jitter Clock Generator; HCSL CLK3; LVCMOS CLK2; LVDS CLK1; LVPECL CLK0; Frequency Code; 20-Pin QFN; -40°C to +85°C Temp. Range; ±25 ppm Stability;					
CLK1 Output Format:	0 1 2 3 4	= = = =	OFF LVCMOS LVPECL LVDS HCSL				c)	DS/ Co	000/Reel; Standard automotive A400-0303QxxxxKL2VAO: onfigurable Four Output, Low Jitter Clock Genera FF CLK3; LVDS CLK2; OFF CLK1; LVDS CLK0; F				AO: .ow Jitter Clock Generator;	
CLK0 Output Format:	1 2 3 4	= = =	LVCMOS LVPECL LVDS HCSL					Ra	quency Code; 20-Pin QFN; –40°C to +105°C Temp Range; ±25 ppm Stability; 72/Tube; Standard automotive					
Frequency Code	e: Qxxxx	=		assigned by the his section for			d)	<ul> <li>DSA400-1111QxxxxKL1TVAO: Configurable Four Output, Low Jitter Clock Generator; LVCMOS CLK3 through CLK0; Frequency Code; 20-Pin QFN; -40°C to +105°C Temp. Range; ±50 ppm Stability; 1,000/Reel; Standard automotive</li> </ul>					ow Jitter Clock Generator;	
Package:	к	=	20-Pin QFN											
Temperature Range:	L I	= =		5°C (Automoti °C (Automotive		)	No	ote 1:		Tape and Reel identifier only appears in the				
Stability:	1 2	= =	±50 ppm ±25 ppm						catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.					
Packing:	Blank T	= =	72/Tube 1,000/Reel						ιαĻ		i teel U	puon		
Automotive Suff	fix: VXX =		ochip. Default											

#### Factory Configuration Code Assignment of Qxxxx

The DSC400 is meant for customers to define their own frequency requirements at the four available outputs using ClockWorks Configurator. The Qxxxx number identifies these specific customer requirements and is assigned by the factory.

Bank1	Outputo	FS	Qxxxx Number			
	Outputs	1 (default)	0			
	CLK0	125 MHz	150 MHz	]		
	CLK3 50 MHz		25 MHz	Q1234		
	Outputo	FS				
Bank2	Outputs	1 (default)	0			
DdllKZ	CLK1	156.25 MHz	100 MHz			
	CLK2	156.25 MHz	100 MHz			

#### TABLE 0-1:EXAMPLE OF HOW FSB1 & FSB2 ARE APPLIED & THE QXXXX ASSIGNMENT

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6182-1

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**EUROPE** 

Austria - Wels

**Denmark - Copenhagen** Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

**Germany - Karlsruhe** Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Germany - Rosenheim** Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820