- Meets or Exceeds the Requirements of IBM™ 360/370 Input/Output Interface Specification for 4.5 Mb/s Operation
- Single 5-V Supply
- Uncommitted Emmitter-Follower Output Structure for Party-Line Operation
- Driver Output Short-Circuit Protection
- Driver Input/Receiver Output Compatible With TTL
- Receiver Input Resistance . . . 7.4 kΩ
 to 20 kΩ
- Ratio Specification for Propagation Delay Time, Low-to-High/High-to-Low

(TOP VIEW) 16 VCC DE1 15 DO1 RI1 **1** 2 RO1 **∏** 3 14 **∏** DI1 RI2 4 13 DO2 RO2 **1** 5 12 DI2 11 DO3 RI3 **1** 6 10 DI3 RO3 **∏** 7 GND ¶8 9 DE2

DORNPACKAGE

description

The SN751730 triple line driver/receiver is specifically designed to meet the input/output interface specifications for IBM System 360/370. It is also compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower driver outputs of the SN751730 drive terminated lines such as coaxial cable or twisted pair. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an internal clamping network that turns on when the output voltage drops below approximately 2.5 V.

An open line affects the receiver input as does a low-level input voltage.

All the driver inputs and receiver outputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line by pulling either DE1 or DE2 to a low level.

Function Tables

EACH DRIVER

	OUTPUT		
DI	DE1	DE2	DO
L	Х	Х	L
Х	L	Χ	L
Х	X	L	L
Н	Н	Н	Н

EACH DRIVER

INPUT RI	OUTPUT RO
L	Н
Н	L
Open	Н

H = high level, L = low level, X = irrelevant




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

IBM is a trademark of International Business Machines Corporation.


TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS. TEXAS 75265


logic symbols†




[†]These symbols are in accordance with ANSI/IEE Std 91-1984 and IEC Publication 617-12.

logic diagrams (positive logic)





equivalent schematics of driver and receiver†



† All resistor values are nominal.

SLLS062C - MAY 1990 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	
Input voltage range, V _I : Driver	
Receiver	0.5 V to 7 V
Output voltage range, V _O : Driver	0.5 V to 7 V
Enable input voltage range	0.5 V to 7 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \leq 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	950 mV	7.6 mW/°C	608 mW
N	1150 mV	9.2 mW/°C	736 mW

recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}			4.75	5	5.25	V
High level input voltage V	Driver, Enable		2			V
High-level input voltage, V _{IH}	Receiver	Receiver				V
Low lovel input voltage Viv	Driver, Enable				0.8	V
Low-level input voltage, V _{IL}	Receiver				1.15	V
Operating free-air temperature, TA			0		70	°C



DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	TEST CONDITIONS			UNIT			
٧ıK	Input clamp voltage		V _{CC} = 4.75 V,	I _{IL} = -18 mA		-1.5	V		
			$V_{CC} = 4.75 \text{ V},$ $I_{OH} = -59.3 \text{ mA}$	V _{IH} = 2 V, T _A = 25°C	3.11				
Vou	High lovel output voltage		$V_{CC} = 5.25 \text{ V},$ $I_{OH} = -78.1 \text{ mA}$	V _{IH} = 2 V,		4.10			
VOH	nign-ievei output voitage	ligh-level output voltage		V _{IH} = 2 V,	3.05		V		
		$V_{CC} = 5.25 \text{ V},$ $R_L = 56.9 \Omega$	V _{IH} = 2 V,		4.20				
VODH	Differential high-level output voltage	ential high-level output voltage		$R_L = 46.3 \Omega \text{ or } 56.9 \Omega$		0.50	V		
	Low-level output voltage		V _{CC} = 5.25 V, V _{IL} = 0.8 V, V _{IH} = 4.5 V	$I_{OL} = -0.24 \text{ mA}$		0.15	V		
VOL				R _L = 56.9 Ω		0.15			
ΉΗ	High-level input current	DI	V _{CC} = 5.25 V,	V _{IH} = 2.7 V		20]		
'IH	r light-level lilput current	DE	VCC = 3.23 V,	7CC = 5.25 V, VIH = 2.7 V		60	μΑ		
IIL	Low-level input current	DI	V _{CC} = 5.25 V,	V _{IH} = 0.4 V		-400	μΑ		
'IL	Low level input current	DE	VCC = 3.23 V,	VIH = 0.4 V		-1200	μΛ		
ЮН	High-level output current	V _{CC} = 4.75 V,	$V_{CC} = 4.75 V$,	$V_{IL} = 0$		100	μΑ		
ЮН	riigh-ievel output current	output current		V _{OH} = 5 V		V _{IH} = 4.5 V		100	μΑ
los	Short-circuit output current [†]		V _{CC} = 5.25 V	V _{IH} = 4.5 V		-30	mA		
ICCH	Supply ourrent (total pockage)	v ourrent (total package)		$V_{I(D)} = 4.5 \text{ V},$ $V_{I(R)} = 0$		47	A		
ICCL	Supply current (total package)		No load			80	mA		

[†] No more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V $\pm 5\%,\,T_{A}$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
^t PLH	Propagation delay time, low- to high-level output			6.5	12	18.5	ns
tPHL	Propagation delay time, high- to low-level output	$R_L = 47.5 \Omega$, See Figure 1		6.5	12	18.5	ns
Δt_{pd}	Differential propagation delay time‡					10	ns
t _r	Output rise time	$V_{CC} = 5 \text{ V},$ $V_{O} = 0.15 \text{ V to}$	3.05 V,	5	10		ns
t _f	Output fall time	$R_L = 47.5 \Omega$, $C_L = 10.2 pF$, See Figure 1		5	13		ns
SR	Slew rate	V_O = 1 V to 3 V average, R_L = 47.5 Ω , C_L = 10.2 pF, See Figure 1				0.65	V/ns

 $[\]pm \Delta t_{pd} = |t_{PLH} - t_{PHL}|$



RECEIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CO	MIN	MAX	UNIT	
Vон	High-level output voltage	V _{CC} = 4.75 V, I _{OH} = -400 μA	V _I = 1.15 V,	2.7		٧
\/ - .	Low level cutout voltage	$V_{CC} = 4.75 \text{ V},$	I _{OL} = 8 mA		0.5	V
VOL	Low-level output voltage	V _{IH} = 1.55 V	I _{OL} = 4 mA		0.4	V
rj	Input resistance	$V_{CC} = 0$,	V _I = 0.15 V to 3.9 V	7.4	20	kΩ
lιΗ	High-level input current	$V_{CC} = 4.75 \text{ V},$	V _{IH} = 3.11 V		0.42	mA
I _{IL}	Low-level input current	$V_{CC} = 5.25 \text{ V},$	V _{IL} = 0.15 V	-0.24	0.04	mA
los†	Short-circuit output current	$V_{CC} = 5.25 \text{ V},$	V _{IL} = 0	-20	-100	mA
Іссн	Supply ourrors (total pagkaga)	V _{CC} = 5.25 V,	$V_{I(D)} = 4.5 \text{ V},$ $V_{I(R)} = 0$		47	mA
ICCL	Supply current (total package)	No load	$V_{I(D)} = 0,$ $V_{I(R)} = 4.5 \text{ V}$		80	IIIA

[†]Only one output should be shorted at a time, and duration of the short circuit should not exceed one second.


switching characteristics, V_{CC} = 5 V $\pm 5\%$, T_A = 25°C

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output				7.5	12	19.5	ns
tPHL	Propagation delay time, high- to low-level output	$R_L = 2 k\Omega$,	$C_L = 15 pF$,	See Figure 2	7.5	12	19.5	ns
∆t _{pd} ‡	Differential propagation delay time						10	ns

 $[\]pm \Delta t_{pd} = |t_{PLH} - t_{PHL}|$




PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $Z_O \approx 50~\Omega$, $t_W \le 500~\text{ns}$, PRR $\le 1~\text{MHz}$, $t_f \le 6~\text{ns}$, $t_r \le 15~\text{ns}$.

B. C_L includes probe and jig capacitance.

Figure 1. Driver Test Circuit and Voltage Waveforms



- NOTES: A. The pulse generator has the following characteristics: $Z_O \approx 50~\Omega$, $t_W \le 500$ ns, PRR ≤ 1 MHz, $t_f \le 10$ ns.
 - B. C_L includes probe and jig capacitance.

Figure 2. Receiver Test Circuit and Voltge Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

TEXAS INSTRUMENTS	THE WORLD	LEADER I	N DSP AND	ANALOG
Products Go	Development	Tools ©	Applicat	ions
Search GO	☐ Advanced Search ☐ Tech Support	☐ TI Home ☐ Comments	□ TI&ME □ Site Map	□ Employment

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY | APPLICATION NOTES

PRODUCT SUPPORT: APPLICATIONS

SN751730, Triple Line Driver/ Receiver

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN751730			
Drivers Per Package	3			
Receivers Per Package	3			
Driver tpd (ns)	18.5			
Receiver tpd (ns)	19.5			
Supply Voltage(s) (V)	5			
ICC (max) (mA)	80			
Footprint	SN751730			

FEATURES <u>Back to Top</u>

 Meets or Exceeds the Requirements of IBMTM 360/370 Input/Output Interface Specification for 4.5 Mb/s Operation

- Single 5-V Supply
- Uncommitted Emmitter-Follower Output Structure for Party-Line Operation
- Driver Output Short-Circuit Protection
- Driver Input/Receiver Output Compatible With TTL
- Receiver Input Resistance . . . 7.4 kg to 20 kg
- Ratio Specification for Propagation Delay Time, Low-to-High/High-to-Low

IBM is a trademark of International Business Machines Corporation.

DESCRIPTION <u>Back to Top</u>

The SN751730 triple line driver/receiver is specifically designed to meet the input/output interface specifications for IBM System 360/370. It is also compatible with standard TTL logic and supply voltage levels.

The low-impedance emitter-follower driver outputs of the SN751730 drive terminated lines such as coaxial cable or twisted pair. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an

2 of 2

internal clamping network that turns on when the output voltage drops below approximately 2.5 V.

An open line affects the receiver input as does a low-level input voltage.

All the driver inputs and receiver outputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line by pulling either DE1 or DE2 to a low level.

TECHNICAL DOCUMENTS

Back to Top

To view the following documents, Acrobat Reader 3.x is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET Back to Top

Full datasheet in Acrobat PDF: slls062c.pdf (127 KB) (Updated: 05/01/1995)

Full datasheet in Zipped PostScript: slls062c.psz (112 KB)

APPLICATION NOTES

Back to Top

- 422 and 485 Standards Overview and System Configurations (SLLA070A Updated: 05/25/2000)
- A Statistical Survey of Common-Mode Noise (SLLA057 Updated: 12/22/1999)
- Comparing Bus Solutions (SLLA067 Updated: 03/02/2000)
- <u>Jitter Analysis</u> (SLLA075 Updated: 03/30/2000)
- Skew Definitions (SLLA060 Updated: 08/03/1999)

PRICING/ AVAILABILITY

Back to Top

ORDERABLE DEVICE	PACKAGE	<u>PINS</u>	<u>TEMP</u> (°C)	<u>STATUS</u>	BUDGETARY PRICE US\$/UNIT QTY= 1000+	PACK QTY	PRICING/AVAILABILITY
SN751730D	<u>D</u>	16		ACTIVE	2.92	40	Check stock or order
SN751730DR	<u>D</u>	16		ACTIVE	2.96	2500	Check stock or order
SN751730N	<u>N</u>	16		ACTIVE	2.92	25	Check stock or order
SN751730NS	<u>NS</u>	16		OBSOLETE			
SN751730NSR	<u>NS</u>	20		ACTIVE	3.01	2000	Check stock or order

Table Data Updated on: 11/19/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. <u>Trademarks</u> | <u>Privacy Policy</u> | <u>Important Notice</u>