# **DUSEWI**

# PWM Controller with Adjustable Skip Level and External Latch Input

# NCP1219

The NCP1219 represents a new, pin to pin compatible, generation of the successful 7−pin current mode NCP12XX product series. The controller allows for excellent standby power consumption by use of its adjustable skip mode and integrated high voltage startup FET. Internal frequency jittering, ramp compensation, timer−based fault detection and a latch input make this controller an excellent candidate for converters where ruggedness and component cost are the key constraints.

The Dynamic Self Supply (DSS) drastically simplifies the transformer design in avoiding the use of an auxiliary winding to supply the NCP1219. This feature is particularly useful in applications where the output voltage varies during operation (e.g. battery chargers). Due to its high voltage technology, the IC can be directly connected to the high voltage dc rail.

## **Features**

- Fixed−Frequency Current−Mode Operation with Ramp Compensation (65 kHz and 100 kHz Options)
- Dynamic Self Supply Eliminates the Need for an Auxiliary Winding
- Timer−Based Fault Protection for Improved Overload Detection
- Cycle Skip Reduces Input Power in Standby Mode
- Latch and Auto−Recovery Overload Protection Options
- Internal High Voltage Startup Circuit
- Accurate Current Limit Detector (±5%)
- Adjustable Skip Level
- Latch Input for Easy Implementation of Overvoltage and Overtemperature Protection
- Frequency Modulation for Softened EMI Signature
- 500 mA/800 mA Peak Source/Sink Current Drive Capability
- Pin to Pin Compatible with the Existing NCP12XX Series
- These Devices are Pb−Free and Halogen Free/BFR Free\*

#### **Typical Applications**

- AC−DC Adapters for Notebooks, LCD Monitors
- Offline Battery Chargers
- Consumer Electronic Appliances STB, DVD, DVDR



**SOIC−7 D SUFFIX CASE 751U**

# **MARKING DIAGRAM**







#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page [19](#page-18-0) of this data sheet.



**Figure 1. Typical Application Circuit**



**Figure 2. Functional Block Diagram**

# **Table 1. PIN FUNCTION DESCRIPTION**



#### **Table 2. MAXIMUM RATINGS** (Notes 1 − 4)



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. ESD protection per JEDEC JESD22−A114−F for HBM, per JEDEC JESD22−A115−A for MM, and per JEDEC JESD22−C101D for CDM. Pin 8 is the HV startup of the device and is rated to the maximum rating of the part, or 500 V.

2. This device contains Latch−Up protection and exceeds ±100 mA per JEDEC Standard JESD78.

3. As mounted on a 40x40x1.5 mm FR4 substrate with a single layer of 80 mm<sup>2</sup> of 2 oz copper traces and heat spreading area. As specified for a JEDEC 51 low conductivity test PCB. Test conditions were under natural convection or zero air flow.

4. As mounted on a 40x40x1.5 mm FR4 substrate with a single layer of 650 mm<sup>2</sup> of 2 oz copper traces and heat spreading area. As specified for a JEDEC 51 high conductivity test PCB. Test conditions were under natural convection or zero air flow.

<span id="page-5-0"></span>



[5.](#page-6-0) Guaranteed by the I<sub>HV(off)</sub> test.<br>[6.](#page-6-0) Guaranteed by design only.

<span id="page-6-0"></span>



5. Guaranteed by the I<sub>HV(off)</sub> test.<br>6. Guaranteed by design only.







#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**

#### **DETAILED OPERATING DESCRIPTION**

The NCP1219 is part of a product family of current mode controllers designed for ac−dc applications requiring low standby power. The controller operates in skip or burst mode at light load. Its high integration reduces component count resulting in a more compact and lower cost power supply. This device family has 2 options, A and B. Option A latches where as option B auto restarts after an overload fault.

The internal high voltage startup circuit with dynamic self supply (DSS) allows the controller to operate without an auxiliary supply, simplifying the transformer design. This feature is particularly useful in applications where the output voltage varies during operation (e.g. printer adapters).

Other features found in the NCP1219 are frequency jittering, adjustable ramp compensation, timer based fault detection and a dedicated latch input.

#### **High Voltage Startup Circuit**

The NCP1219 internal high voltage startup circuit eliminates the need for external startup components and provides a faster startup time compared to an external startup resistor. The startup circuit consists of a constant current source that supplies current from the HV pin to the supply capacitor on the  $V_{CC}$  pin (C<sub>CC</sub>). The HV pin is rated at 500 V allowing direct connection to the bulk capacitor. The start–up current ( $I<sub>start</sub>$ ) is typically 12.8 mA.

The startup current source is disabled once the  $V_{CC}$ voltage reaches  $V_{CC(on)}$ , typically 12.7 V. The controller is then biased by the  $V_{CC}$  capacitor. The current source is enabled once the  $V_{CC}$  voltage decays to its minimum operating threshold ( $V_{\text{CC(MIN)}}$ ) typically 9.9 V. If the

supply current consumption exceeds the startup current,  $V_{CC}$  will decay below  $V_{CC(MIN)}$ . The NCP1219 has an undervoltage lockout (UVLO) to prevent operation at low V<sub>CC</sub> levels. The UVLO threshold is typically 9.4 V. The DRV signal is immediately disabled upon reaching UVLO. It is re–enabled if  $V_{CC}$  increases above UVLO before the 50 µs (typical) timer expires. Otherwise, the controller enters double hiccup mode.

The controller enters a double hiccup mode if an overload (option B), thermal shutdown, UVLO or latch fault is detected. A double hiccup fault disables the DRV signal, sets the controller in a low current mode and allows  $V_{CC}$  to discharge to  $V_{CC(hiccup)}$ , typically 5.7 V. This cycle is repeated twice to minimize power dissipation in external components during a fault event. Figures 25 and [26](#page-12-0) show double hiccup mode operation with a fault occurring while the startup circuit is disabled and enabled, respectively. A soft–start sequence is initiated the second time  $V_{CC}$  reaches  $V_{CC(on)}$ . If the fault is present or the controller is latched upon reaching  $V_{CC(on)}$ , the controller stays in hiccup mode. During this mode,  $V_{CC}$  never drops below 4 V, the controller logic reset level. This prevents latched faults from being cleared unless power to the controller is completely removed (i.e. unplugging the supply from the AC line). There are two options available in the NCP1219, options A and B. Option A latches off after the overload timer expires if an overload fault is detected. In this case,  $V_{CC}$  cycles between  $V_{CC(on)}$  and  $V_{CC(hiccup)}$  without enabling the DRV signal until the power to the controller is reset. On the other hand, option B has auto−retry circuitry allowing the DRV signal to restart after a double hiccup sequence triggered by an overload condition.



**Figure 25. VCC Double Hiccup Operation with a Fault Occurring While the Startup Circuit is Disabled.**

<span id="page-12-0"></span>

**Figure 26. VCC Double Hiccup Operation with a Fault Occurring While the Startup Circuit is Enabled**

An internal supervisory circuit monitors the  $V_{CC}$  voltage to prevent the controller from dissipating excessive power if the  $V_{CC}$  pin is accidentally grounded. A lower level current source ( $I_{inhibit}$ ) charges C<sub>CC</sub> from 0 V to V<sub>inhibit</sub>, typically  $0.67$  V. Once V<sub>CC</sub> exceeds V<sub>inhibit</sub>, the startup current source is enabled. This behavior is illustrated in Figure 27. This slightly increases the total time to charge  $V_{CC}$ , but it is generally not noticeable.





The start−up circuit is rated at a maximum voltage of 500 V. If the device operates in the DSS mode, power dissipation should be controlled to avoid exceeding the maximum power dissipation of the controller. If dissipation on the controller is excessive, a resistor can be placed in series with the HV pin. This will reduce power dissipation on the controller and transfer it to the series resistor.

Standby mode losses and normal mode power dissipation can be reduced by biasing the controller with an auxiliary winding. The auxiliary winding needs to maintain  $V_{CC}$ above  $V_{\text{CC/MIN}}$  once the startup circuit is disabled.

The power dissipation of the controller when operated in DSS mode,  $P_{DSS}$ , can be calculated using equation 1, where  $I_{CC3}$  is the operating current of the NCP1219 during switching and  $V_{HV}$  is the voltage at the HV pin. The HV pin is most often connected to the bulk capacitor.

$$
P_{DSS} = I_{CC3} \cdot (V_{HV} - V_{CC})
$$
 (eq. 1)

In comparison, the power dissipation when the startup circuit is disabled and  $V_{CC}$  is being supplied by the auxiliary winding is a function of the  $V_{CC}$  voltage. This is shown in Equation 2.

$$
P_{AUX} = I_{CC3} \cdot V_{CC}
$$
 (eq. 2)

It is recommended that an external filter capacitor be placed as close as possible to the  $V_{CC}$  pin to improve the noise immunity.

#### **Soft−Start Operation**

Figures 28 and [29](#page-13-0) show how the soft−start feature is included in the pulse−width modulation (PWM) comparator. When the NCP1219 starts up, a soft−start voltage VSSTART begins at 0 V. VSSTART increases gradually from  $0 \text{ V}$  to  $1.0 \text{ V}$  in 4.8 ms and stays at  $1.0 \text{ V}$ afterward. VSSTART is compared with the divided by 3 feedback pin voltage ( $V_{FB}/3$ ). The lesser of  $V_{SSTART}$  and  $(V_{FB}/3)$  becomes the modulation voltage,  $V_{PWM}$ , in the PWM duty ratio generation. Initially,  $(V_{FB}/3)$  is above 1.0 V because the FB pin is brought to  $V_{FB(open)}$ , typically 3.6 V, by the internal pullup resistor. As a result,  $V_{\text{PWM}}$  is limited by the soft−start function and slowly ramps up the duty ratio (and therefore the primary current) for the initial 4.8 ms. This provides a greatly reduced stress on the power devices during startup.



**Figure 28. V<sub>PWM</sub>** is the lesser of V<sub>SSTART</sub> and (V<sub>FB</sub>/3)

<span id="page-13-0"></span>

**Figure 29. Soft−Start (Time = 0 at VCC = VCC(on))**

#### **Current−Mode Pulse Width Modulation**

The NCP1219 is a current−mode, fixed frequency pulse width modulation controller with ramp compensation. The PWM block of the NCP1219 is shown in Figure 30. The DRV signal is enabled by a clock pulse. At this time, current begins to flow in the power MOSFET and the sense resistor. A corresponding voltage is generated on the CS pin of the device, ranging from very low to as high as the maximum modulation voltage,  $V_{\text{PWM}}$  (maximum of 1 V). This sets the primary current on a cycle−by−cycle basis. Equation 3 gives the maximum drain current,  $I_{D(MAX)}$ , where  $R_{CS}$  is the current sense resistor value and  $V_{ILIM}$  is the current sense voltage threshold.

$$
I_{D(MAX)} = \frac{V_{ILIM}}{R_{CS}}
$$
 (eq. 3)



#### **Figure 30. Current−Mode Implementation**

Figure 31 shows the timing diagram for the current−mode pulse width modulation operation. An internal clock sets the output RS latch, pulling the DRV pin high. The latch is then reset when the voltage on the CS pin intersects the modulation voltage,  $V_{\text{PWM}}$ . This generates the duty ratio of the DRV pulse. The maximum duty ratio is internally limited to 80% (typical) by the output RS latch.



**Figure 31. Current−Mode Timing Diagram**

The V<sub>PWM</sub> voltage is the scaled representation of the FB pin voltage. The scale factor, I<sub>ratio</sub>, is 3. The FB pin voltage is provided by an external error amplifier, whose output is a function of the power supply output. An FB signal between  $V_{skip}$  and 3 V determines the duty ratio of the controller output. The FB voltage operates in a closed loop with the output voltage to regulate the power supply.

It is recommended that an external filter capacitor be placed as close to the FB pin as possible to improve the noise immunity.

#### **Ramp Compensation**

Ramp compensation is a known mean to cure subharmonic oscillations. These oscillations take place at half the switching frequency and occur only during continuous conduction mode (CCM) with a duty ratio greater than 50%. To lower the current loop gain, one usually injects 50 to 75% of the inductor current down slope. The NCP1219 generates an internal current ramp that is synchronized with the clock. This current ramp is then routed to the CS pin. Figures 32 and 33 depict how the ramp is generated and utilized. Ramp compensation is simply formed by placing a resistor,  $R_{ramp}$ , between the CS pin and the sense resistor.



**Figure 32. Internal Ramp Compensation Current Source**



#### **Figure 33. Inserting a Resistor in Series with the Current Sense Information Provides Ramp Compensation**

In order to calculate the value of the ramp compensation resistor,  $R_{ramp}$ , the off time primary current slope, Soff,primary must be calculated using Equation 4,

$$
S_{off,primary} = \frac{(V_{out} + V_f) \cdot \left(\frac{N_P}{N_S}\right)}{L_P}
$$
 (eq. 4)

where  $V_{\text{out}}$  is the converter output voltage,  $V_{\text{f}}$  is the forward diode drop of the secondary diode,  $N_P/N_S$  is the primary to secondary turns ratio, and  $L<sub>P</sub>$  is the primary inductance of the transformer. The value of  $R_{ramp}$  can be calculated using Equation 5,

$$
R_{ramp} = \frac{\left(S_{off,primary} \times R_{CS}\right) \cdot %slope}{\left(\frac{ramp(peak)}{D}\right)}
$$
 (eq. 5)

where  $R_{CS}$  is the current sense resistor and %slope is the percentage of the current downslope to be used for ramp compensation.

The NCP1219 has a peak ramp compensation current of 100  $\mu$ A. A frequency of 65 kHz with an 80% maximum duty ratio corresponds to an  $8.1 \mu A/\mu s$  ramp. For a typical flyback design, let's assume that the primary inductance is 350  $\mu$ H, the converter output is 19 V, the V<sub>f</sub> of the output diode is 1 V and the  $N_P:N_S$  ratio is 10:1. The off time primary current slope is given by Equation 6.

$$
\frac{(V_{out} + V_f) \left(\frac{N_P}{N_S}\right)}{L_P} = 571 \frac{mA}{\mu s}
$$
 (eq. 6)

When projected over an R<sub>CS</sub> of 0.1  $\Omega$  (for example), this becomes  $57 \text{ mV/}\mu\text{s}$ . If we select  $50\%$  of the downslope as the required amount of ramp compensation, then we shall inject 28.5 mV/ $\mu$ s. Therefore,  $R_{ramp}$  is simply equal to Equation 7.

$$
R_{ramp} = \frac{28.5 \frac{mV}{\mu s}}{8.1 \frac{\mu A}{\mu s}} = 3.5 \text{ k}\Omega \qquad (eq.7)
$$

Ramp compensation greater than 50% of the inductor down slope can be used if necessary; however, overcompensating will degrade the transient response of the system. The addition of ramp compensation also reduces the total available output power of the system.

#### **Internal Oscillator**

The internal oscillator of the NCP1219 provides the clock signal that sets the DRV signal high and limits the duty ratio to 80% (typical). The oscillator has a fixed frequency of 65 kHz or 100 kHz. The NCP1219 employs frequency jittering to smooth the EMI signature of the system by spreading the energy of the main switching component across a range of frequencies. An internal low frequency oscillator continuously varies the switching frequency of the controller by  $\pm 7.5\%$ . The period of modulation is 6 ms, typical. Figure [34](#page-15-0) illustrates the oscillator frequency modulation.

<span id="page-15-0"></span>

**Figure 34. Oscillator Frequency Modulation**

#### **Gate Drive**

The output drive of the NCP1219 is designed to directly drive the gate of an n−channel power MOSFET. The DRV pin is capable of sourcing 500 mA and sinking 800 mA of drive current. It has typical rise and fall times of 30 ns and 20 ns, respectively, driving a 1 nF capacitive load.

The power dissipation of the output stage while driving the capacitance of the power MOSFET must be considered when calculating the NCP1219 power dissipation. The driver power dissipation can be calculated using Equation 8,

$$
P_{DRV} = f_{OSC} \cdot Q_G \cdot V_{CC}
$$
 (eq. 8)

where  $Q_G$  is the gate charge of the power MOSFET.

#### **External Latch Input**

Board level protection functionality is often incorporated using external circuits to suit a specific application. An external fault condition can be used to disable the controller by bringing the voltage on the Skip/latch pin above the latch threshold,  $V<sub>latch</sub>$  (3.9 V typical). When an external fault condition is detected, the DRV signal is stopped, and the controller enters low current operation mode. The external capacitor  $C_{CC}$  discharges and  $V_{CC}$  drops until  $V_{CC(hiccup)}$  is reached. The high voltage startup circuit turns on and  $I<sub>start</sub>$  charges  $C<sub>CC</sub>$  until  $V_{CC(on)}$  is reached.  $V_{CC}$  cycles between  $V_{CC(on)}$  and  $V_{CC(hiccup)}$  until  $V_{CC}$  reaches  $V_{CC(reset)}$ . Voltage must be removed from the HV pin, disabling the startup current and allowing  $C_{CC}$  to discharge to  $V_{CC(reset)}$ . Therefore, the controller is reset by unplugging the power supply from the wall to allow  $V_{bulk}$  to discharge. Figure 35 illustrates the timing diagram of  $V_{CC}$  in the latch–off condition.



#### **Figure 35. Latch−off VCC Timing Diagram**

The external latch feature allows the circuit designers to implement different kinds of latching protection. Figure 36 shows an example circuit in which a bipolar transistor is used to pull the Skip/latch pin above the latch threshold. The  $R_{\text{LIM}}$  value is chosen to prevent the Skip/latch pin from exceeding the maximum rated voltage. The NCP1219 applications note (AND8393/D) details several simple circuits to implement overtemperature protection (OTP) and overvoltage protection (OVP).



#### **Figure 36. Circuit Example of an External Latch−off Circuit**

An internal blanking filter prevents fast voltage spikes caused by noise from latching the part. However, it is recommended that an external filter capacitor be placed as close as possible to the Skip/latch pin to further improve the noise immunity.

#### **Skip Cycle Operation**

During standby or light load operation the duty ratio on the controller becomes very small. At this point, a significant portion of the power dissipation is related to the power MOSFET switching on and off. To reduce this power dissipation, the NCP1219 "skips" pulses when the FB level drops below the skip threshold. The level at which this occurs is completely adjustable by setting a resistor on the Skip/latch pin.

By discontinuing pulses, the output voltage slowly drops and the FB voltage rises. When the FB voltage rises above the  $V_{skip}$  level, DRV is turned back on. This feature produces the timing diagram shown in Figure 37.



**Figure 37. Skip Operation**

Skip peak current,  $\%$ ICSSKIB is the percentage of the maximum peak current at which the controller enters skip mode. %I<sub>CSSKIP</sub> can be any value from 0 to 43% as defined by Equation 9. However, the higher  $\%$ I<sub>CSSKIP</sub> is, the greater the drain current when skip is entered. This increases acoustic noise. Conversely, the lower  $\mathscr{C}I_{\text{CSSKIP}}$  is, the larger the percentage of energy is expended turning the switch on and off. Therefore, it is important to adjust %ICSSKIP to the optimal level for a given application.

$$
\%I_{CSSKIP} = \frac{V_{skip}}{3 V} \cdot 100
$$
 (eq. 9)

Figure 38 shows the details of the Skip/latch pin circuitry. The voltage on the Skip/latch pin determines the voltage required on the FB pin to place the controller into skip mode. If the pin is left open, the default skip threshold is 1.1 V. This corresponds to a 37% % $I_{\text{CSSKIP}}$  (% $I_{\text{CSSKIP}}$  = 1.1 V / 3.0 V  $*$  100% = 37%). Therefore, the controller will enter skip mode when the peak current is less than 37% of the maximum peak current.



The skip level is reduced by placing an external resistor, Rskip, between the Skip/latch and GND pins. Figure [39](#page-17-0) summarizes the operating voltage regions of the Skip/latch pin.

<span id="page-17-0"></span>

**Figure 39. NCP1219 VSkip/latch Pin Operating Regions**

Within the adjustable  $V_{skip}$  range, the skip level changes according to Equation 10.

$$
V_{skip} = \frac{2 V \cdot (R_{lower} \| R_{skip})}{(R_{lower} \| R_{skip}) + R_{upper}} \qquad (eq. 10)
$$

An internal clamp limits the skip threshold  $(V_{skip(MAX)})$ to 1.3 V. Increasing the voltage on the Skip/latch pin beyond the value of the internal clamp will induce no further change in the skip level. This prevents the act of disabling the controller in the presence of an external latch event from causing it to enter skip mode. The relationship between %I $_{\text{CSSKIP}}$  V<sub>Skip/latch</sub>, V<sub>skip</sub>, and R<sub>skip</sub> is summarized in Table 4.



#### **Table 4. %ICSskip and Skip Threshold Relationship with Rskip**

#### **External Non−Latched Shutdown**

Figure 40 summarizes the operating regions of the FB pin. An external non−latched shutdown can be easily implemented by simply pulling FB below the skip level. This is an inherent feature of the standby skip operation, allowing additional flexibility in the SMPS design.



#### **Figure 40. NCP1219 Operation Threshold**

Figure 41 shows an example implementation of a non−latched shutdown circuit using a bipolar transistor to pull the FB pin low.





#### **Overload Protection**

Figure [42](#page-18-0) details the timer based fault detection circuitry. When an overload (or short circuit) event occurs, the output voltage collapses and the optocoupler does not conduct current. This opens the FB pin and  $V_{FB}$  is internally pulled higher than 3.0 V. Since  $V_{FB}/3$  is greater than 1 V, the controller activates an error flag and starts a timer, tovLD (118 ms typical). If the output recovers during this time, the timer is reset and the device continues to operate normally.

<span id="page-18-0"></span>However, if the fault lasts for more than 118 ms, then the driver turns off and the device enters the  $V_{CC}$  double hiccup mode described earlier.



#### **Figure 42. Block Diagram of Timer−Based Fault Detection**

The NCP1219 also has an internal temperature shutdown circuit. If the junction temperature of the controller reaches 155°C (typical), the driver turns off and the controller enters double hiccup mode.

#### **Latched and Auto−Retry Options**

The NCP1219A offers a latched fault circuitry. An overload fault condition detected by the controller results in a latch−off shutdown, requiring the controller to be reset by cycling  $V_{CC}$  (removing the ac line input). NCP1219B provides an auto−retry circuit. All fault conditions except the external latch fault result in the controller entering double hiccup mode, attempting to restart the controller every other  $V_{CC}$  cycle, as mentioned earlier.



ÜFor information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### **Table 5. ORDERING INFORMATION**

#### **PACKAGE DIMENSIONS**

**SOIC−7** CASE 751U ISSUE E



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: MILLIMETER.

3. DIMENSION A AND B ARE DATUMS AND T IS A DATUM SURFACE.

4. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.

5. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.





\*For additional information on our Pb−Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)− Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided ìas−isî and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its<br>products and applications using **onse** information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual<br>performance may vary over time. All operating in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation<br>in the human body. Should Buyer purchas any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture<br>of the part. **onsemi** is an Equal Opport

#### **PUBLICATION ORDERING INFORMATION**

**LITERATURE FULFILLMENT**: **Email Requests to:** orderlit@onsemi.com

#### **TECHNICAL SUPPORT North American Technical Support:**

**onsemi Website:** www.onsemi.com

Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

**Europe, Middle East and Africa Technical Support:** Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative