# SHARP

# LHF00L30 Flash Memory 16M (1Mb x 16)

(Model Number: LHF00L30)

Spec. Issue Date: May 25, 2004

Spec No: FM045024



SPEC No.	F M	1045	024	
ISSUE:	May.	25,	2004	

'T'~•			
1 (1)			
To;			

# PRELIMINARY SPECIFICATIONS

		1010
	Product Type 16 M b i t Flash M	e m o r y
	L H F 0 0 L 3 0	)
	Model No. (LHF00L30)	<del></del>
	This device specification is subject to change without no	otice.
	* This specifications contains 26 pages including the co * Refer to LHF00LXX series Appendix (FUM03802).	ver and appendix.
CUSTO	OMERS ACCEPTANCE	
DATE:	:	
BY:	PRESENTE	D
	BY: VHC	Hotta

**REVIEWED BY:** 

PREPARED BY:

Sotani

Product Development Dept. I System-Flash Division **Integrated Circuits Group SHARP CORPORATION** 

Dept. General Manager

# SHARP

### LHF00L30

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - Home appliance
    - Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - Rescue and security equipment
    - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.





## CONTENTS

PAGE	PAGE
48-Lead TSOP (Normal Bend) Pinout	1 Electrical Specifications
Pin Descriptions	1.1 Absolute Maximum Ratings 14
Memory Map 5	1.2 Operating Conditions
Identifier Codes and OTP Address for Read Operation	1.2.1 Capacitance
•	1.2.2 AC Input/Output Test Conditions 15
OTP Block Address Map for OTP Program 7	1.2.3 DC Characteristics
Bus Operation	1.2.4 AC Characteristics
Command Definitions	- Read-Only Operations
Functions of Block Lock and Block Lock-Down 11	1.2.5 AC Characteristics - Write Operations
Block Locking State Transitions upon Command Write	1.2.6 Reset Operations
Block Locking State Transitions upon WP# Transition	1.2.7 Block Erase, Full Chip Erase, Program and OTP Program Performance. 23
Status Register Definition	2 Related Document Information





## LHF00L30 16Mbit (1Mbit×16) Flash MEMORY

- 16-M density with 16-bit I/O Interface
- Read Operation
  - 70ns
- Low Power Operation
  - 2.7V Read and Write Operations
  - V<sub>CCO</sub> for Input/Output Power Supply Isolation
  - Automatic Power Savings Mode reduces I<sub>CCR</sub> in Static Mode
- Enhanced Code + Data Storage
  - 5µs Typical Erase/Program Suspends
- OTP (One Time Program) Block
  - 4-Word Factory-Programmed Area
  - 4-Word User-Programmable Area
- Operating Temperature -40°C to +85°C
- CMOS Process (P-type silicon substrate)
- Flexible Blocking Architecture
  - Eight 4-Kword Parameter Blocks
  - One 32-Kword Block
  - Fifteen 64-Kword Blocks
  - Top Parameter Location

- Enhanced Data Protection Features
  - Individual Block Lock and Block Lock-Down with Zero-Latency
  - All blocks are locked at power-up or device reset.
  - Absolute Protection with V<sub>PP</sub>≤V<sub>PPLK</sub>
  - Block Erase, Full Chip Erase, Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
  - 3.0V Low-Power 10µs/Word (Typ.) Programming
  - 12.0V No Glue Logic 9µs/Word (Typ.) Production Programming and 0.8s Erase (Typ.)
- Cross-Compatible Command Support
  - Basic Command Set
  - Common Flash Interface (CFI)
- Extended Cycling Capability
  - Minimum 100,000 Block Erase Cycles
- 48-Lead TSOP (Normal Bend)
- ETOX<sup>TM\*</sup> Flash Technology
- Not designed or rated as radiation hardened

The product is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at  $V_{CC}$ =2.7V-3.6V and  $V_{PP}$ =1.65V-3.6V or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The memory array block architecture utilizes Enhanced Data Protection features, which provides maximum flexibility for safe nonvolatile code and data storage.

Special OTP (One Time Program) block provides an area to store permanent code such as an unique number.

\* ETOX is a trademark of Intel Corporation.







Figure 1. 48-Lead TSOP (Normal Bend) Pinout



Table 1. Pin Descriptions

Symbol	Type	Name and Function
A <sub>19</sub> -A <sub>0</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses.
DQ <sub>15</sub> -DQ <sub>0</sub>	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high $(V_{IH})$ deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low $(V_{IL})$ , RST# resets internal automation and inhibits write operations which provides data protection. RST#-high $(V_{IH})$ enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#	INPUT	WRITE PROTECT: When WP# is $V_{IL}$ , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP# is $V_{IH}$ , lock-down is disabled.
$ m V_{PP}$	INPUT/SUPPLY	MONITORING POWER SUPPLY VOLTAGE: $V_{PP}$ is not used for power supply pin. With $V_{PP} \le V_{PPLK}$ , block erase, full chip erase, program or OTP program cannot be executed and should not be attempted. Applying 12.0V±0.3V to $V_{PP}$ provides fast erasing or fast programming mode. In this mode, $V_{PP}$ is power supply pin. Applying 12.0V±0.3V to $V_{PP}$ during erase/program can only be done for a maximum of 1,000 cycles on each block. $V_{PP}$ may be connected to 12.0V±0.3V for a total of 80 hours maximum. Use of this pin at 12.0V+0.3V beyond these limits may reduce block cycling capability or cause permanent damage.
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \le V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.
V <sub>CCQ</sub>	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/output pins.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.







SHARP

	Code	Address [A <sub>19</sub> -A <sub>0</sub> ]	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	00000Н	00B0H	
Device Code	Device Code	00001H	00A4H	
Block Lock Configuration	Block is Unlocked		$DQ_0 = 0$	1
Code	Block is Locked	Block	$DQ_0 = 1$	1
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	1
	Block is Locked-Down		DQ <sub>1</sub> = 1	1
OTP	OTP Lock	00080H	OTP-LK	2
	OTP	00081-00088H	OTP	3

- Block Address = The beginning location of a block address. DQ<sub>15</sub>-DQ<sub>2</sub> are reserved for future implementation.
   OTP-LK=OTP Block Lock configuration.
   OTP=OTP Block data.






Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)





Table 3	Ruc	Operation	(1, 2)
Table 5.	Dus	Oberation	` ′ ′

Mode	Notes	RST#	CE#	OE#	WE#	Address	$V_{PP}$	DQ <sub>15-0</sub>
Read Array	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	D <sub>OUT</sub>
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	X	X	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	X	X	X	X	High Z
Reset	3	V <sub>IL</sub>	X	X	X	X	X	High Z
Read Identifier Codes/OTP	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 2	X	See Table 2
Read Query	6,7	V <sub>IH</sub>	$V_{\mathrm{IL}}$	V <sub>IL</sub>	V <sub>IH</sub>	See Appendix	X	See Appendix
Read Status Register	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	D <sub>OUT</sub>
Write	4,5,6	V <sub>IH</sub>	$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub>	X	V <sub>PPH1/2</sub>	D <sub>IN</sub>

- Refer to DC Characteristics. When V<sub>PP</sub>≤V<sub>PPLK</sub>, memory contents can be read, but cannot be altered.
   X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PPLK</sub> or V<sub>PPH1/2</sub> for V<sub>PP</sub> Refer to DC Characteristics for V<sub>PPLK</sub> and V<sub>PPH1/2</sub> voltages.
   RST# at GND±0.2V ensures the lowest power consumption.
- 4. Command writes involving block erase, full chip erase, program or OTP program are reliably executed when V<sub>PP</sub>=V<sub>PPH1/2</sub> and V<sub>CC</sub>=2.7V-3.6V.
  5. Refer to Table 4 for valid D<sub>IN</sub> during a write operation.
- 6. Never hold OE# low and WE# low at the same timing.
- 7. Refer to Appendix of LHF00LXX series for more information about query code.



LHF00L30

9

Bu			I	First Bus Cycle			Second Bus Cycle		
Command	Cycles Req'd	Cycles Notes Req'd		Addr <sup>(2)</sup>	Data	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	
Read Array	1		Write	X	FFH				
Read Identifier Codes/OTP	≥ 2	4	Write	X	90H	Read	IA or OA	ID or OD	
Read Query	≥ 2	4	Write	X	98H	Read	QA	QD	
Read Status Register	2		Write	X	70H	Read	X	SRD	
Clear Status Register	1		Write	X	50H				
Block Erase	2	5	Write	BA	20H	Write	BA	D0H	
Full Chip Erase	2	5, 8	Write	X	30H	Write	X	D0H	
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD	
Block Erase and Program Suspend	1	7, 8	Write	X	ВОН				
Block Erase and Program Resume	1	7, 8	Write	X	D0H				
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H	
Clear Block Lock Bit	2	9	Write	BA	60H	Write	BA	D0H	
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH	
OTP Program	2	8	Write	OA	СОН	Write	OA	OD	

Table 4. Command Definitions<sup>(10)</sup>

- 1. Bus operations are defined in Table 3.
- 2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.
  - X=Any valid address within the device.
  - IA=Identifier codes address (See Table 2).
  - QA=Query codes address. Refer to Appendix of LHF00LXX series for details.
  - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
  - WA=Address of memory location for the Program command.
  - OA=Address of OTP block to be read or programmed (See Figure 3).
- 3. ID=Data read from identifier codes. (See Table 2).
  - QD=Data read from query database. Refer to Appendix of LHF00LXX series for details.
  - SRD=Data read from status register. See Table 8 for a description of the status register bits.
  - WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
  - OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code and the data within OTP block (See Table 2).
  - The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is  $V_{IH}$ .
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. If the program operation and the erase operation are both suspended, the suspended program operation will be resumed first.
- 8. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.



**SHARP** 

<ol> <li>Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is V<sub>IL</sub>. When WP# is V<sub>IH</sub>, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.</li> <li>Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.</li> </ol>

SHARP

		(2)			
State	WP#	DQ <sub>1</sub> <sup>(1)</sup>	$DQ_0^{(1)}$	State Name	Erase/Program Allowed (2)
[000]	0	0	0	Unlocked	Yes
[001] <sup>(3)</sup>	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] <sup>(3)</sup>	1	0	1	Locked	No
[110] <sup>(4)</sup>	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 5. Functions of Block Lock<sup>(5)</sup> and Block Lock-Down

#### NOTES:

- 1.  $DQ_0$ =1: a block is locked;  $DQ_0$ =0: a block is unlocked.  $DQ_1$ =1: a block is locked-down;  $DQ_1$ =0: a block is not locked-down.
- 2. Erase and program are general terms, respectively, to express: block erase, full chip erase and program operations.
- 3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.
- 4. When WP# is driven to  $V_{\rm IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.
- 5. OTP (One Time Program) block has the lock function which is different from those described above.

Current State				Result after Lock Command Written (Next State)				
State	WP#	DQ <sub>1</sub>	$DQ_0$	Set Lock <sup>(1)</sup>	Clear Lock <sup>(1)</sup>	Set Lock-down <sup>(1)</sup>		
[000]	0	0	0	[001]	No Change	[011] <sup>(2)</sup>		
[001]	0	0	1	No Change <sup>(3)</sup>	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	[111] No Change			
[111]	1	1	1	No Change	[110]	No Change		

Table 6. Block Locking State Transitions upon Command Write<sup>(4)</sup>

- 1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.
- 2. When the Set Block Lock-Down Bit command is written to the unlocked block (DQ<sub>0</sub>=0), the corresponding block is locked-down and automatically locked at the same time.
- 3. "No Change" means that the state remains unchanged after the command written.
- 4. In this state transitions table, assumes that WP# is not changed and fixed  $V_{IL}$  or  $V_{IH}$ .





	Table 7.	Block Locking	State Transitions upo	on WP# Transition <sup>(4)</sup>
--	----------	---------------	-----------------------	----------------------------------

Day in Contra		Current Sta	ite		Result after WP# Transition (Next State)		
Previous State	State	WP#	DQ <sub>1</sub>	$DQ_0$	WP#=0→1 <sup>(1)</sup>	WP#= $1 \rightarrow 0^{(1)}$	
-	[000]	0	0	0	[100]	-	
-	[001]	0	0	1	[101]	-	
[110] <sup>(2)</sup>	[011]	0	1	1	[110]	-	
Other than [110] <sup>(2)</sup>					[111]	-	
-	[100]	1	0	0	-	[000]	
-	[101]	1	0	1	-	[001]	
-	[110]	1	1	0	-	[011] <sup>(3)</sup>	
-	[111]	1	1	1	-	[011]	

- 1. "WP#=0 $\rightarrow$ 1" means that WP# is driven to  $V_{IH}$  and "WP#=1 $\rightarrow$ 0" means that WP# is driven to
- $V_{IL}$ .

  2. State transition from the current state [011] to the next state depends on the previous state.

  3. When WP# is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.
- 4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.



R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	POPS	VPPS	PSS	DPS	R
7	6	5	4	3	2	1	0

SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R)

SR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

SR.6 = BLOCK ERASE SUSPEND STATUS (BESS)

1 = Block Erase Suspended

0 = Block Erase in Progress/Completed

SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES)

1 = Error in Block Erase or Full Chip Erase

0 = Successful Block Erase or Full Chip Erase

SR.4 = PROGRAM AND OTP PROGRAM STATUS (POPS)

1 = Error in Program or OTP Program

0 = Successful Program or OTP Program

 $SR.3 = V_{PP} STATUS (VPPS)$ 

 $1 = V_{PP}$  LOW Detect, Operation Abort

 $0 = V_{PP} OK$ 

SR.2 = PROGRAM SUSPEND STATUS (PSS)

1 = Program Suspended

0 = Program in Progress/Completed

SR.1 = DEVICE PROTECT STATUS (DPS)

1 = Erase or Program Attempted on a Locked Block, Operation Abort

0 = Unlocked

SR.0 = RESERVED FOR FUTURE ENHANCEMENTS (R)

NOTES:

Status Register indicates the status of the WSM (Write State Machine).

Check SR.7 to determine block erase, full chip erase, program or OTP program completion. SR.6 - SR.1 are invalid while SR.7="0".

If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, program, set/clear block lock bit, set block lock-down bit attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of  $V_{PP}$  level. The WSM interrogates and indicates the  $V_{PP}$  level only after Block Erase, Full Chip Erase, Program or OTP Program command sequences. SR.3 is not guaranteed to report accurate feedback when  $V_{PP} \neq V_{PPH1}$ ,  $V_{PPH2}$  or  $V_{PPLK}$ .

SR.1 does not provide a continuous indication of block lock bit. The WSM interrogates the block lock bit only after Block Erase, Full Chip Erase, Program or OTP Program command sequences. It informs the system, depending on the attempted operation, if the block lock bit is set. Reading the block lock configuration codes after writing the Read Identifier Codes/OTP command indicates block lock bit status.

SR.15 - SR.8 and SR.0 are reserved for future use and should be masked out when polling the status register.







## 1 Electrical Specifications

## 1.1 Absolute Maximum Ratings<sup>\*</sup>

 \*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

- 1. Operating temperature is for extended temperature product defined by this specification.
- 2. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on  $V_{CC}$ ,  $V_{CCQ}$  and  $V_{PP}$  pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is  $V_{CC}$ +0.5V which, during transitions, may overshoot to  $V_{CC}$ +2.0V for periods <20ns.
- 3. Maximum DC voltage on V<sub>PP</sub> may overshoot to +13.0V for periods <20ns.
- 4.  $V_{PP}$  erase/program voltage is normally 2.7V-3.6V. Applying 11.7V-12.3V to  $V_{PP}$  during erase/program can be done for a maximum of 1,000 cycles on each block.  $V_{PP}$  may be connected to 11.7V-12.3V for a total of 80 hours maximum.
- 5. Output shorted for no more than one second. No more than one output shorted at a time.

## 1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	$T_{A}$	-40	+25	+85	°C	
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	2.7	3.0	3.6	V	1
I/O Supply Voltage	V <sub>CCQ</sub>	2.7	3.0	3.6	V	1
V <sub>PP</sub> Voltage when Used as a Logic Control	V <sub>PPH1</sub>	1.65	3.0	3.6	V	1
V <sub>PP</sub> Supply Voltage	V <sub>PPH2</sub>	11.7	12.0	12.3	V	1, 2
Block Erase Cycling: V <sub>PP</sub> =V <sub>PPH1</sub>		100,000			Cycles	
Block Erase Cycling: V <sub>PP</sub> =V <sub>PPH2</sub> , 80 hrs.				1,000	Cycles	
Maximum V <sub>PP</sub> hours at V <sub>PPH2</sub>				80	Hours	

- 1. See DC Characteristics tables for voltage range-specific specification.
- 2. Applying  $V_{PP}$ =11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on each block. A permanent connection to  $V_{PP}$ =11.7V-12.3V is not allowed and can cause damage to the device.

SHARP
LHF00L30 15


## 1.2.1 Capacitance (1) (T<sub>A</sub>=+25°C, f=1MHz)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0.0V		4	7	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> =0.0V		6	10	pF

#### NOTE:

1. Sampled, not 100% tested.

## 1.2.2 AC Input/Output Test Conditions



AC test inputs are driven at  $V_{CCQ}(min)$  for a Logic "1" and 0.0V for a Logic "0". Input timing begins, and output timing ends at  $V_{CCQ}/2$ . Input rise and fall times (10% to 90%) < 5ns. Worst case speed conditions are when  $V_{CC}=V_{CC}(min)$ .

Figure 4. Transient Input/Output Reference Waveform for V<sub>CC</sub>=2.7V-3.6V




Figure 5. Transient Equivalent Testing Load Circuit

Table 9. Test Configuration Capacitance Loading Value

Test Configuration	$C_L(pF)$
V <sub>CC</sub> =2.7V-3.6V	50



## 1.2.3 DC Characteristics

## $V_{CC} = 2.7 V - 3.6 V$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
$I_{LI}$	Input Load Current	1	-1.0		+1.0	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max.,
$I_{LO}$	Output Leakage Current	1	-1.0		+1.0	μА	$V_{CCQ} = V_{CCQ} Max.,$ $V_{IN} / V_{OUT} = V_{CCQ} or$ GND
$I_{CCS}$	V <sub>CC</sub> Standby Current	1,7		4	10	μА	$V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CCQ}\pm0.2V,$ $WP\#=V_{CCQ}$ or GND
I <sub>CCAS</sub>	V <sub>CC</sub> Automatic Power Savings Current	1,4,7		4	10	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND±0.2V, WP#=V <sub>CCQ</sub> or GND
$I_{CCD}$	V <sub>CC</sub> Reset Current	1,7		4	10	μΑ	RST#=GND±0.2V
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1,7			17	mA	$V_{CC}=V_{CC}Max.,$ $CE\#=V_{IL},$ $OE\#=V_{IH},$ $f=5MHz$
ī	V <sub>CC</sub> Program Current	1,5,7		20	60	mA	V <sub>PP</sub> =V <sub>PPH1</sub>
$I_{CCW}$	V <sub>CC</sub> Frogram Current	1,5,7		10	20	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
T	V <sub>CC</sub> Block Erase,	1,5,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH1</sub>
$I_{CCE}$	Full Chip Erase Current	1,5,7		4	10	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> Program or Block Erase Suspend Current	1,2,7		10	200	μΑ	CE#=V <sub>IH</sub>
I <sub>PPS</sub> I <sub>PPR</sub>	V <sub>PP</sub> Standby or Read Current	1,6,7		2	5	μΑ	V <sub>PP</sub> ≤V <sub>CC</sub>
ī	V. Brogram Current	1,5,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
$I_{PPW}$	V <sub>PP</sub> Program Current	1,5,6,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
T	V <sub>PP</sub> Block Erase,	1,5,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
$I_{PPE}$	Full Chip Erase Current	1,5,6,7		5	15	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
I	V <sub>PP</sub> Program	1,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
$I_{PPWS}$	Suspend Current	1,6,7		10	200	μΑ	V <sub>PP</sub> =V <sub>PPH2</sub>
ī	V <sub>PP</sub> Block Erase Suspend Current	1,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>PPES</sub>	v pp Diock Erase Suspend Current	1,6,7		10	200	μΑ	V <sub>PP</sub> =V <sub>PPH2</sub>



#### DC Characteristics (Continued)

## $V_{CC} = 2.7 \text{V} - 3.6 \text{V}$

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
$V_{IL}$	Input Low Voltage	5	-0.4		0.4	V	
V <sub>IH</sub>	Input High Voltage	5	2.4		V <sub>CCQ</sub> + 0.4	V	
$V_{OL}$	Output Low Voltage	5			0.2	V	$\begin{aligned} &V_{CC} {=} V_{CC} Min., \\ &V_{CCQ} {=} V_{CCQ} Min., \\ &I_{OL} {=} 100 \mu A \end{aligned}$
V <sub>OH</sub>	Output High Voltage	5	V <sub>CCQ</sub> -0.2			V	$\begin{aligned} &V_{CC} {=} V_{CC} Min., \\ &V_{CCQ} {=} V_{CCQ} Min., \\ &I_{OH} {=} {-} 100 \mu A \end{aligned}$
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout during Normal Operations	3,5,6			0.4	V	
$V_{\mathrm{PPH1}}$	V <sub>PP</sub> during Block Erase, Full Chip Erase, Program or OTP Program Operations	6	1.65	3.0	3.6	V	
V <sub>PPH2</sub>	V <sub>PP</sub> during Block Erase, Full Chip Erase, Program or OTP Program Operations		11.7	12.0	12.3	V	
$V_{LKO}$	V <sub>CC</sub> Lockout Voltage		1.5			V	

- 1. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{CC}$ =3.0V,  $V_{CCQ}$ =3.0V and  $T_A$ =+25°C unless  $V_{CC}$  is specified.
- 2.  $I_{CCWS}$  and  $I_{CCES}$  are specified with the device de-selected. If read or program is executed while in block erase suspend mode, the device's current draw is the sum of  $I_{CCES}$  and  $I_{CCR}$  or  $I_{CCW}$ . If read is executed while in program suspend mode, the device's current draw is the sum of  $I_{CCWS}$  and  $I_{CCR}$ .
- 3. Block erase, full chip erase, program and OTP program are inhibited when  $V_{PP} \le V_{PPLK}$ , and not guaranteed in the range between  $V_{PPLK}(max.)$  and  $V_{PPH1}(min.)$ , between  $V_{PPH1}(max.)$  and  $V_{PPH2}(min.)$ , and above  $V_{PPH2}(max.)$ .
- 4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t<sub>AVOV</sub>) provide new data when addresses are changed.
- 5. Sampled, not 100% tested.
- 6.  $V_{PP}$  is not used for power supply pin. With  $V_{PP} \le V_{PPLK}$ , block erase, full chip erase, program and OTP program cannot be executed and should not be attempted.
  - Applying 12.0V $\pm$ 0.3V to V<sub>PP</sub> provides fast erasing or fast programming mode. In this mode, V<sub>PP</sub> is power supply pin and supplies the memory cell current for block erasing and programming. Use similar power supply trace widths and layout considerations given to the V<sub>CC</sub> power bus.
  - Applying  $12.0V\pm0.3V$  to  $V_{PP}$  during erase/program can only be done for a maximum of 1,000 cycles on each block.  $V_{PP}$  may be connected to  $12.0V\pm0.3V$  for a total of 80 hours maximum.
- 7. For all pins other than those shown in test conditions, input level is  $V_{CCO}$  or GND.





## 1.2.4 AC Characteristics - Read-Only Operations<sup>(1)</sup>

## $V_{CC}$ =2.7V-3.6V, $T_{A}$ =-40°C to +85°C

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		70		ns
t <sub>AVQV</sub>	Address to Output Delay			70	ns
t <sub>ELQV</sub>	CE# to Output Delay	3		70	ns
$t_{GLQV}$	OE# to Output Delay	3		20	ns
t <sub>PHQV</sub>	RST# High to Output Delay			150	ns
$t_{\rm EHQZ},t_{\rm GHQZ}$	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	2	0		ns
$t_{GLQX}$	OE# to Output in Low Z	2	0		ns
t <sub>OH</sub>	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

- 1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.
- 2. Sampled, not 100% tested.
- 3. OE# may be delayed up to  $t_{\rm ELQV}$ — $t_{\rm GLQV}$  after the falling edge of CE# without impact to  $t_{\rm ELQV}$ .






Figure 6. AC Waveform for Read Operations



## 1.2.5 AC Characteristics - Write Operations<sup>(1), (2)</sup>


## $V_{CC}$ =2.7V-3.6V, $T_A$ =-40°C to +85°C

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		70		ns
t <sub>PHWL</sub> (t <sub>PHEL</sub> )	RST# High Recovery to WE# (CE#) Going Low	3	150		ns
t <sub>ELWL</sub> (t <sub>WLEL</sub> )	CE# (WE#) Setup to WE# (CE#) Going Low		0		ns
t <sub>WLWH</sub> (t <sub>ELEH</sub> )	WE# (CE#) Pulse Width	4	50		ns
t <sub>DVWH</sub> (t <sub>DVEH</sub> )	Data Setup to WE# (CE#) Going High	8	40		ns
t <sub>AVWH</sub> (t <sub>AVEH</sub> )	Address Setup to WE# (CE#) Going High	8	50		ns
t <sub>WHEH</sub> (t <sub>EHWH</sub> )	CE# (WE#) Hold from WE# (CE#) High		0		ns
t <sub>WHDX</sub> (t <sub>EHDX</sub> )	Data Hold from WE# (CE#) High		0		ns
t <sub>WHAX</sub> (t <sub>EHAX</sub> )	Address Hold from WE# (CE#) High		0		ns
t <sub>WHWL</sub> (t <sub>EHEL</sub> )	WE# (CE#) Pulse Width High	5	20		ns
t <sub>SHWH</sub> (t <sub>SHEH</sub> )	WP# High Setup to WE# (CE#) Going High	3	0		ns
t <sub>VVWH</sub> (t <sub>VVEH</sub> )	V <sub>PP</sub> Setup to WE# (CE#) Going High	3	200		ns
t <sub>WHGL</sub> (t <sub>EHGL</sub> )	Write Recovery before Read		30		ns
t <sub>QVSL</sub>	WP# High Hold from Valid SRD	3, 6	0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD	3, 6	0		ns
t <sub>WHR0</sub> (t <sub>EHR0</sub> )	WE# (CE#) High to SR.7 Going "0"	3, 7		t <sub>AVQV</sub> + 50	ns

- 1. The timing characteristics for reading the status register during block erase, full chip erase, program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
- 2. A write operation can be initiated and terminated with either CE# or WE#.
- 3. Sampled, not 100% tested.
- 4. Write pulse width (t<sub>WP</sub>) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of CE# or WE# (whichever goes high first). Hence, twp=twp wpr=tgr pu=twp upr=tgr upr=
- edge of CE# or WE# (whichever goes low last). Hence, twpH=twHwL=teHeL=teHwL.

  6. Vpp should be held at Vpp=VppH1/2 until determination of block erase, full chip erase, program or OTP program success (SR.1/3/4/5=0).
- 7. t<sub>WHR0</sub> (t<sub>EHR0</sub>) after the Read Query or Read Identifier Codes/OTP command=t<sub>AVOV</sub>+100ns.
- 8. Refer to Table 4 for valid address and data for block erase, full chip erase, program, OTP program or lock bit configuration.







## 1.2.6 Reset Operations




Figure 8. AC Waveform for Reset Operations

Reset AC Specifications ( $V_{CC}$ =2.7V-3.6V,  $T_A$ =-40°C to +85°C)

Symbol	Parameter		Min.	Max.	Unit
$t_{\rm PLPH}$	RST# Low to Reset during Read (RST# should be low during power-up.)		100		ns
t <sub>PLRH</sub>	RST# Low to Reset during Erase or Program	1, 3, 4		22	μs
t <sub>2VPH</sub>	V <sub>CC</sub> 2.7V to RST# High	1, 3, 5	100		ns
t <sub>VHQV</sub>	V <sub>CC</sub> 2.7V to Output Delay	3		1	ms

- 1. A reset time,  $t_{PHQV}$ , is required from the later of SR.7 going "1" or RST# going high until outputs are valid. Refer to AC Characteristics Read-Only Operations for  $t_{PHQV}$ .
- 2. t<sub>PLPH</sub> is <100ns the device may still reset but this is not guaranteed.
- 3. Sampled, not 100% tested.
- 4. If RST# asserted while a block erase, full chip erase, program or OTP program operation is not executing, the reset will complete within 100ns.
- 5. When the device power-up, holding RST# low minimum 100ns is required after  $V_{CC}$  has been in predefined range and also has been in stable there.



## 1.2.7 Block Erase, Full Chip Erase, Program and OTP Program Performance<sup>(3)</sup>

 $V_{CC}$ =2.7V-3.6V,  $T_{A}$ =-40°C to +85°C

Symbol	Parameter	Notes	V <sub>PP</sub> =V <sub>PPH1</sub> (In System)		V <sub>PP</sub> =V <sub>PPH2</sub> (In Manufacturing)			Unit	
-			Min.	Typ.(1)	Max. <sup>(2)</sup>	Min.	Typ.(1)	Max. <sup>(2)</sup>	
t <sub>WPB</sub>	4-Kword Parameter Block Program Time	2		0.05	0.3		0.04	0.12	S
t <sub>WMB1</sub>	32-Kword Block Program Time	2		0.34	2.4		0.31	1.0	S
t <sub>WMB2</sub>	MB2 64-Kword Block Program Time			0.68	4.8		0.62	2.0	S
t <sub>WHQV1</sub> / t <sub>EHQV1</sub>	Word Program Time			10	200		9	185	μs
t <sub>WHOV1</sub> / t <sub>EHOV1</sub>	IOTP Program Time			36	400		27	185	μs
t <sub>WHQV2</sub> / t <sub>EHQV2</sub>	4-Kword Parameter Block Erase Time	2		0.26	4		0.2	4	S
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	T			0.51	5		0.5	5	S
t <sub>WHQV4</sub> / t <sub>EHQV4</sub>	64-Kword Block Erase Time	2		0.82	8		0.8	8	S
	Full Chip Erase Time	2		20	175		16.5	175	S
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	Program Suspend Latency Time to Read	4		5	10		5	10	μs
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Block Erase Suspend Latency Time to Read	4		5	20		5	20	μs
t <sub>ERES</sub>	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	500			500			μs

- 1. Typical values measured at  $V_{CC}$ =3.0V,  $V_{PP}$ =3.0V or 12.0V, and  $T_A$ =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.
- 2. Excludes external system-level overhead.
- 3. Sampled, but not 100% tested.
- 4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1".
- 5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t<sub>ERES</sub> and its sequence is repeated, the block erase operation may not be finished.



24

**SHARP** 

2	Related	Document	Inform	ation(1)
_	Nelaleu	Document	ппопп	auon

Document No.	Document Name		
FUM03802	LHF00LXX series Appendix		

## NOTE:

1. International customers should contact their local SHARP or distribution sales offices.



## A-1 RECOMMENDED OPERATING CONDITIONS

See the application note AP-007-SW-E for details.

## A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-Up

For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.



## A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
$t_{VR}$	V <sub>CC</sub> Rise Time		0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time			1	μs/V
t <sub>F</sub>	Input Signal Fall Time	1, 2		1	μs/V

- 1. Sampled, not 100% tested.
- 2. This specification is applied for not only the device power-up but also the normal operations.



## A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).




Figure A-2. Waveform for Glitch Noises

See the "DC CHARACTERISTICS" described in specifications for  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.).




## A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name		
AP-001-SD-E	Flash Memory Family Software Drivers		
AP-006-PT-E	Data Protection Method of SHARP Flash Memory		
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit		

## NOTE:

1. International customers should contact their local SHARP or distribution sales office.

I I I I TO THE THE I I AND I



名称   NAME   TSOP48-P-1220	リード仕上 LEAD FINISH	TIN-LEAD PLATING	備考 NOTE	プラスチックパッケージ外形が出は、パリを含まないものとする。 Plastic body dimensions do not include burr
	単位			of resin.
DRAWING NO. AA11	42 UNIT	mm		

## SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



#### **NORTH AMERICA**

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903

Fast Info: (1) 800-833-9437 www.sharpsma.com

#### **TAIWAN**

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341

Fax: (886) 2-2577-7326/2-2577-7328

## **CHINA**

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 **Head Office:** 

No. 360, Bashen Road, Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

#### **EUROPE**

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232

#### **SINGAPORE**

www.sharpsme.com

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

## HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk

## **Shenzhen Representative Office:**

Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China

Phone: (86) 755-3273731 Fax: (86) 755-3273735

#### **JAPAN**

**SHARP Corporation** Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301

www.sharp-world.com

#### **KOREA**

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8

Fax: (82) 2-711-5819