

CCD Signal Processor For **Electronic Cameras**

AD9802

FEATURES

10-Bit, 18 M SPS A/ D Converter 18 M SPS Full Speed Correlated Double Sampler (CDS) Low Noise, Wideband PGA Internal Voltage Reference No M issing Codes Guaranteed +3 V Single Supply Operation Low Pow er CM OS: 185 mW 48-Terminal TQFP Package

PRODUCT DESCRIPTION

The AD9802 is a complete CCD signal processor developed for electronic cameras. It is suitable for both cameros and consumer-level still camera applications.

The signal processing chain is comprised of a high speed CDS, variable gain PGA and 10-bit ADC. Required clamping circuitry and an onboard voltage reference are provided as well as a direct ADC input. The AD9802 operates from a single $+3$ V supply with a typical power consumption of 185 mW.

The AD9802 is packaged in a space saving 48-terminal thin quad flatpack (T QFP) and is specified over an operating temperature range of 0°C to +70°C.

FUNCTIONAL BLOCK D IAGRAM

RODUCT HIGHLIGHTS

- ϕ n-Chip Input Clamp and C Clamp circultry and high speed correlated double sampler allow for simple ac-coupling to interface a CCD sensor at full 18 MSPS conversion rate.
- 2. On-Chip PGA The AD9802 includes a low-noise, wideband amplifier with analog variable gain from 0 dB to 31.5 dB $/($ linear in dB).
- 3. Direct ADC Input A direct input to the 10-bit A/D converter is provided for digitizing video signals.
- 4. 10-Bit, H igh Speed A/D Converter A linear 10-bit ADC is capable of digitizing CCD signals at the full 18 MSPS conversion rate. Typical DNL is ± 0.5 LSB and no missing code performance is guaranteed.
- 5. Low Power

At 185 mW, and 15 mW in power-down, the AD 9802 consumes a fraction of the power of presently available multichip solutions.

- 6. D igital I/O Functionality The AD 9802 offers three-state digital output control.
- 7. Small Package

Packaged in a 48-terminal, surface-mount thin quad flatpack, the AD 9802 is well suited to very compact, low headroom designs.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD9802-SPECIFICATIONS Unless otherwise noted) 3.15 V, ADVDD = 3.15 V, DVDD = 3.15 V, DRVDD = 3.15 V

NOTES

¹PGA test conditions: maximum gain PGACONT1 = 2.7 V, PGACONT2 = 1.5 V; high gain PGACONT1 = 2.0 V, PGACONT2 = 1.5 V; medium gain PGACONT1 = 0.5 V, PGACONT2 = 1.5 V; minimum gain PGACONT1 = 0.3 V, PGACONT2 = 1.5 V. Specifications subject to change without notice.

DIGITAL SPECIFICATIONS (T_{MIN} to T_{MAX} with ACVDD = 3.15 V, ADVDD = 3.15 V, DVDD = 3.15 V, DRVDD = 3.15 V unless otherwise

 $-2-$

$TMING SPECIFICATIONS$ (T_{MIN} to T_{MAX} with ACVDD = 3.15 V, ADVDD = 3.15 V, DVDD = 3.15 V, DRVDD = 3.15 V unless otherwise

Digital Output Data Control

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

ORDERING GUIDE

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9802 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

Type: AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output, P = Power.

Figure 5. Pin 25 (CCDBYP2) and Pin 28 (CCDBYP1)

SUBST ACVSS

Figure 10. Pin 36 (ADCIN) and Pin 38 (SHABYP)

₹

Figure 13. ADCCLK Timing Edge

THEORY OF OPERATION Introduction

The AD9802 is a 10-bit analog-to-digital interface for CCD cameras. T he block level diagram of the system is shown in Figure 14. T he device includes a correlated double sampler (CD S), 0 dB–31 dB variable gain amplifier (PGA), black level correction loop, input clamp and voltage reference. T he only external analog circuitry required at the system level is an emitter follower buffer between the CCD output and AD9802 inputs.

 CDS is important in high performance CCD systems as γ method for removing several types of noise/Basically, two samples of the CCD output are taken: one with the signal present $(dath)$ and one without (reference). Subtracting these two samples removes any noise that is common to—or correlates with—both.

Figure 15 shows the block diagram of the AD9802's CDS. The S/H blocks are directly driven by the input and the sampling function is performed passively, without the use of amplifiers. T his implementation relies on the off-chip emitter follower buffer to drive the two 10 pF sampling capacitors. Only one capacitor at a time is seen at the input pin.

The AD9802 actually uses two CDS circuits in a "ping-pong" fashion to allow the system more acquisition time. In this way, the output from one of the two CDS blocks will be valid for an entire clock cycle. T hus, the bandwidth requirement of the subsequent gain stage is reduced as compared to that for a single CDS channel system. This lower bandwidth translates to lower power and noise.

Program m able Gain Am plifier (PGA)

The on-chip PGA provides a (linear in dB) gain range of 0 dB-31.5 dB. A typical gain characteristic plot is shown in Figure 16. Only the range from 0.3 V to 2.7 V is intended for actual use.

Black Level Clam ping

For correct processing, the CCD signal must be referenced to a well established "black level" by the AD 9802. At the edge of the CCD , there is a collection of pixels covered with metal to prevent any light penetration. As the CCD is read out, these "black pixels" provide a calibration signal that is used to establish the black level.

The feedback loop shown in Figure 18 is closed around the PGA during the calibration interval (CLPOB = LOW) to set the black level. As the black pixels are being processed, an integrator block measures the difference between the input level and the desired reference level. T his difference, or error, signal is amplified and passed to the CDS block where it is added to the incoming pixel data. As a result of this process, the black pixels are digitized at one end of the ADC range, taking maximum advantage of the available linear range of the system.

The actual implementation of this loop is slightly more complicated as shown in Figure 19. Because there are two separate CD S blocks, two black level feedback loops are required and two offset voltages are developed. Figure 19 also shows an additional PGA block in the feedback loop labeled "RPGA." T he RPGA uses the same control inputs as the PGA, but has the inverse gain. T he RPGA functions to attenuate by the same factor as the PGA amplifies, keeping the gain and bandwidth of the loop constant.

There exists an unavoidable mismatch in the two offset voltages used to correct both CDS blocks. This mismatch causes a slight difference in the offset level for odd and even pixels, called "pixel-to-pixel offset" (see Specifications). T he pixel-to-pixel offset is an output referred specification, because the black level correction is done using the output of the PGA.

Input Bias Level Clam ping

The buffered CCD output is connected to the AD9802 through an external coupling capacitor. T he dc bias point for this coupling capacitor is established during the clamping $(CLPDM =$ LOW) period using the "dummy clamp" loop shown in Figure 20. When closed around the CD S, this loop establishes the desired dc bias point on the coupling capacitor.

Input Blanking

In some applications, the AD 9802's input may be exposed to large signals from the CCD . T hese signals can be very large, relative to the AD 9802's input range, and could thus saturate on-chip circuit blocks. Recovery time from such saturation conditions could be substantial.

To avoid problems associated with processing these transients, the AD 9802 includes an input blanking function. When active $(PBLK = LOW)$ this function stops the CDS operation and allows the user to disconnect the CDS inputs from the CCD buffer.

If the input voltage exceeds the supply rail by more than 0.3 V, then protection diodes will be turned on, increasing current flow into the AD 9802 (see Equivalent Input Circuits). Such voltage levels should be externally clamped to prevent device damage or reliability degradation.

10- Bit Analog- to- D igital Converter (AD C)

The ADC employs a multibit pipelined architecture that is well suited for high throughput rates while being both area and power efficient. T he multistep pipeline presents a low input capacitance resulting in lower on-chip drive requirements. A fully differential implementation was used to overcome headroom constraints of the single +3 V power supply.

D irect AD C Input

The analog processing circuitry may be bypassed in the AD 9802. When ADCMODE (Pin 41) is taken high, the ADCN pin provides a direct input to the SHA. This feature allows digitization of signals that do not require CDS and $\frac{d}{dt}$ ain/adjustment/ The PGA output is disconnected from the β HA when AD ℓ M β DE is taken high.

D ifferential Reference

The AD 9802 includes a 0.5 V reference/based on a differential continuous-time bandgap cell. Use of an external bypass capacitor reduces the reference drive requirements, thus lowering the power dissipation. The differential architecture was chosen for its ability to reject supply and substrate noise/Recommended decoupling shown in Figure 21.

Figure 21.

Internal Tim ing

The AD9802's on-chip timing circuitry generates all clocks necessary for operation of the CDS and ADC blocks. The user needs only to synchronize the SHP and SHD clocks with the CCD waveform, as all other timing is handled internally. T he AD CCLK signal is used to strobe the output data, and can be adjusted to accommodate desired timing.

AP P LICATIONS INFORMATION

Generating Clock Signals

For best performance, the AD 9802 should be driven by 3 V logic levels. As shown in the Equivalent Input Circuits, the use of 5 V logic for AD CCLK will turn on the protection diode to DVDD, increasing the current flow into this pin. As a result, noise and power dissipation will increase. The CDS clock inputs, SHP and SHD, have a additional protection and can withstand direct 5 V levels.

External clamping diodes or resistor dividers can be used to translate 5 V levels to 3 V levels, but the lowest power dissipation is achieved with a logic transceiver chip. N ational Semiconductor's 74LVX4245 provides a 5 V to 3 V level shift for up to eight clock signals, has a three-state option, and features low power consumption. Philips Semiconductor and Q uality also manufacture similar devices.

D riving the D irect AD C Input

[The AD9802 can be used in a "direct ADC input" mode, in which the input signal bypasses the input clamp, CDS and PGA , and is sept directly to the sample and hold amplifier (SHA) of the ADC. There are several methods that may be used to drive the direct AD Sinput.

To enable the direct input mode of operation, $AD\ell MOLE$ (Pin 41) is taken to logic high. This will internally disconnect the PGA output from the SHA input, and connect ADCIN (Pin 36) to the SHA input.

The SHA has a differential input, consisting of ADCIN (Pin 36) as the positive input, and SH ABYP (Pin 38) as the negative input. Both pins must be properly dc biased.

Figures 22 through 25 show four circuits for driving the direct ADC input. Decoupling capacitors are not shown for CML, VRT, VRB and SHABYP pins.

Figure 22 is a single-ended, dc-coupled circuit. SHABYP is connected to CML $(1.5 V)$ to establish a midpoint bias. The input signal of $1 \nabla p$ -p should be centered around CML.

Figure 23 shows an ac-coupled configuration, where both inputs are biased to CML. The input capacitor C_{IN} and bias resistors should be sized to set the appropriate high pass cutoff frequency for the application. To minimize the differential offset voltage due to the input bias currents, both resistors should be equal.

Figure 24 shows an alternative ac-coupled configuration. By connecting SHABYP to CML, the dc bias at Pin 36 (ADCIN) will internally track to the same voltage, automatically setting the input bias level. With a given input capacitor value, C_{IN} , the time constant in this configuration will be dependent on the sampling frequency F_s . Specifically:

$$
\tau = (C_{IN}/F_S) \times 2E + 12
$$

Figure 24. " Auto Bias" AC-Coupled Input

Figure 25 shows a true differential drive circuit. Each input would be 500 mV p-p, to achieve the 1 V full-scale input to the ADC. The common-mode input range for this configuration extends from about 500 mV to 2.5 V. T his circuit could also be implemented with ac coupling, similar to Figure 23.

Figure 25. Differential Input

Figure 26 shows a video clamp circuit which may be used with the direct ADC mode of the AD9802 (supplies and decoupling not shown). T he circuit will clamp the reference black level of an incoming video signal to 1.25 V dc. With SH ABYP connected to 1.75 V (VRT), the ADCIN range spans from 1.25 V to 2.25 V. To accomplish this, the CLAMP pulse should be asserted during the horizontal sync interval, when the video is at its reference black level. A 5 V logic high applied to the gate of the SD 210 will turn on the device, and the input capacitor C_{IN} will charge up to provide 1.25 V at the ADCIN pin of the AD 9802. Other appropriate N M OS devices may be substituted for the SD210. The AD 8047 op amp requires \pm 5 V supplies; appropriate single supply op amps may be substituted. T he size of capacitor C_{IN} should be set to meet the acquisition time and

droop specifications needed. A capacitor value of 0.01 µF will result in a droop of less than 10 LSB across one video line, and requires only a CLAMP pulse of 1 µs to charge up. A larger capacitor may be used to reduce droop, but then a longer CLAMP pulse may be necessary.

Figure 27. Direct ADC-Mode Typical INL

Figure 28. Direct ADC-Mode Typical DNL

Figure 29. Direct ADC Mode Typical FFT; $F_{IN} = 3.58$ MHz, $F_S = 18 MHz$

Figures 27–29 show the typical linearity and distortion performance of the AD9802 in direct ADC mode.

D igitally P rogram m able Gain Control

The \overrightarrow{AD} 9802's PGA is controlled by an analog input voltage of $0/3$ V/to 2.7 V. In/some applications, digital gain control is preferable. Figure 30 shows a girevit using Analog Devices' AD\$402 Digital/Potentiometer to generate the PGA control voltage. The AD 8402 functions as two individual potentiometers, with a serial digital interface to program the position of each wiper $\int v \, dr$ 266 positions. The device will operate with 3 or 5 V supplies, and features a power-down mode and a reset function.

To keep external components to a minimum, the ends of the "potentiometers" can be tied to ground and $+3$. One pot is used for the coarse gain adjust, PGACONT1, with steps of about 0.2 dB/LSB. T he other pot is used for fine gain control, PGACONT2, and is capable of around 0.01 dB steps if all eight bits are used. T he two outputs should be filtered with 1 µF or larger capacitors to minimize noise into the PGACONT pins of the AD 9802.

Figure 30. Digital Control of PGA

The disadvantage of this circuit is that the control voltage will be supply dependent. If additional precision is required, an external op amp can be used to amplify the VREFT (1.75 V) or VREFB (1.25 V) pins on the AD 9802 to the desired voltage level. T hese reference voltages are stable over the operating supply range of the AD 9802. Low power, low cost, rail-to-rail output amplifiers like the AD 820, OP150 and OP196 are specified for 3 V operation. Alternatively, a precision voltage reference may be used. The REF193 from Analog Devices features low power, low dropout performance, maintaining a 3 V output with a minimum 3.1 V supply when lightly loaded.

P ower and Grounding Recom m endations

The AD 9802 should be treated as an analog component when used in a system. T he same power supply and ground plane should be used for all of the pins. In a two-ground system, this requires that the digital supply pins be decoupled to the analog ground plane and the digital ground pins be connected to analog ground for best poise performance. If any pins on the AD 9802 are *connected* to the system digital ground, then noise can capacitively couple inside the AD 9802 (through package and die parasitics) from the digital circuitry to the analog circuitry. Separate digital supplies rambe used, particularly if slightly different driver supplies are needed, but the digital power pins should still be decoupled α the same point as the digital ground pins (analog ground plane). If the AD 9802 digital outputs need to drive a bus or substantial load, a buffer should be used at the AD 9802's outputs, with the buffer referenced to system digital ground. In some cases, when system digital noise is not substantial, it is acceptable to split the ground pins on the AD 9802 to separate analog and digital ground planes. If this is done, be sure to connect the ground pins together at the AD 9802. Showth The Taystant: Its same point and power public of the pair of the same o

To further improve performance, isolating the driver supply DRVDD from DVDD with a ferrite bead can help reduce kickback effects during major code transitions. Alternatively, the use of damping resistors on the digital outputs will reduce the output rise times, reducing the kickback effect.

Evaluation Board

An evaluation board for the AD 9802 is available. T he board includes circuitry for manual PGA gain adjustment, input signal buffering, and logic level translation for 3 V or 5 V digital signals.

D ocumentation for the AD 9802-EB is included, consisting of a board description, schematic and layout information.

AD 9801/AD 9802 EVALUATION BOARD D ESCRIP TION Power Supply Connectors

- J1 VDD: $+3$ V supply for the AD9801/AD9802. Data sheet specifications are given for +3.15 V. Operational range is from $+3$ V to $+3.5$ V.
- J2 AVCC: +5 V supply for the AD 8047 buffer, and for the PGACONT and PIN potentiometers. If the buffer amplifier is not needed, AVCC may be connected to the VDD supply.
- J3 AVSS: –5 V supply for the AD 8047 buffer. If the buffer amplifier is not needed, AVSS may be connected to J4.
- J4 AGND: This is the analog ground plane for the AD 9801/AD 9802 and the buffer amplifier. T he two ground planes are already connected together in one place on the evaluation board.
- J5 DGND: This is the digital ground plane for the LVXC3245 transceivers. T he two ground planes are already connected together in one place on the evaluation board.

 $\text{F3D}: +3 \text{ V}$ digital supply for the LVXC3245 transceivers.

J7 $/ +3$ /5D: $+3$ V or \rightarrow M digital supply for the LVXC3245 transceivers. \oint his voltage determines the logic compatibility of the evaluation board. If $\overline{3}$ V clock levels and V digital output levels are to be used, connect $+3\chi$ to $\pm 1.5 \text{ V}$ ℓ lock levels and +5 digital output levels are to be used, connect $+5$ V to J7.

Input Connectors

- J8 DIN: Unbuffered input to the $AD/801/AD/98/2$. This input is 50 Ω terminated by R4, which may be removed if no termination is required. See Input Configurations for more information.
- J9 VIN : Input to the AD 8047 buffer amplifier. T his input is 50 Ω terminated by R5, which may be removed if no termination is required. T his op amp can be used as a buffer to drive the D IN pin on the AD 9801/AD 9802, or as a buffer for driving the direct ADC input on the AD9802. See Input Configurations and the AD 9802 data sheet for more information.

Clock Connectors

- J10 CLPDM
- J11 SHD
- J12 SHP
- J13 CLPOB
- J14 PBLK
- J15 ADCCLK

All of the clock inputs are 50 Ω terminated and buffered by an LVXC3245 transceiver. T he supply level at J7 determines the input clock level compatibility. T he outputs of the LVXC3245 always send +3 V clock levels to the AD 9801/AD 9802.

*When using the buffer amplifier, ±5 V must be connected to AVC C and AVSS, and R4 should be removed.

Figure 31. Evaluation Board

Figure 32. Evaluation Board

Figure 33. Evaluation Board

Figure 35. Ground Plane (Layer 2)

Figure 37. Secondary Layer (Layer 4)

Figure 39. Secondary Side Assembly

OUTLINE D IMENSIONS

D imensions shown in inches and (mm).

48- Term inal Plastic Thin Quad Flatpack (TQFP) (ST- 48)

C3102–3–10/97

C3102-3-10/97