# **PRELIMINARY**

# 256Kx36/512Kx18 Pipelined SRAM with NoBL™ Architecture

### **Features**

- Zero Bus Latency, no dead cycles between write and read cycles
- Fast clock speed: 200, 166, 133, and 100 MHz
- Fast access time: 3.2, 3.6, 4.2, 5.0 ns
- Internally synchronized registered outputs eliminate the need to control OE
- Single 3.3V –5% and +5% power supply V<sub>CC</sub>
- Separate V<sub>CCQ</sub> for 3.3V or 2.5V I/O
- Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered, address, data, and control signal registers for fully pipelined applications
- · Interleaved or linear 4-word burst capability
- Individual byte write (BWa-BWd) control (may be tied LOW)
- CKE pin to enable clock and suspend operations
- Three chip enables for simple depth expansion
- · Snooze Mode for low power standby
- JTAG boundary scan
- Low profile 119-bump, 14-mm x 22-mm BGA (Ball Grid Array) and 100-pin TQFP packages

### **Functional Description**

The CY7C1354A/GVT71256ZC36 and CY7C1356A/GVT71512ZC18 SRAMs are designed to eliminate dead cycles when transitioning from READ to WRITE or vice versa. These SRAMs are optimized for 100 percent bus utilization and achieve Zero Bus Latency (ZBL)/No Bus Latency (NoBL). They integrate 262,144x36 and 524,288x18 SRAM cells, respectively, with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. These employ high-speed, low-power CMOS designs using advanced triple-layer polysilicon, double-layer metal technology. Each memory cell consists of four transistors and two high-valued resistors.

All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, depth-expansion

Chip Enables ( $\overline{\text{CE}}$ ,  $\overline{\text{CE}}_2$  and  $\text{CE}_2$ ), Cycle Start Input (ADV/ $\overline{\text{LD}}$ ), Clock Enable ( $\overline{\text{CKE}}$ ), Byte Write Enables ( $\overline{\text{BWa}}$ ,  $\overline{\text{BWb}}$ ,  $\overline{\text{BWb}}$ , and  $\overline{\text{BWd}}$ ), and Read-Write Control (R/ $\overline{\text{W}}$ ).  $\overline{\text{BWc}}$  and  $\overline{\text{BWd}}$  apply to CY7C1354A/GVT71256ZC36 only.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later, its associated data occurs, either read or write.

A clock enable (CKE) pin allows operation of the CY7C1354A/GVT71256ZC36/CY7C1356A/GVT71512ZC18 to be suspended as long as necessary. All synchronous inputs are ignored when (CKE) is HIGH and the internal device registers will hold their previous values.

There are three chip enable pins  $(\overline{CE}, CE_2, \overline{CE}_2)$  that allow the user to deselect the device when desired. If any one of these three are not active when ADV/ $\overline{LD}$  is LOW, no new memory operation can be initiated and any burst cycle in progress is stopped. However, any pending data transfers (read or write) will be completed. The data bus will be in high-impedance state two cycles after chip is deselected or a write cycle is initiated.

The CY7C1354A/GVT71256ZC36 and CY7C1356A/GVT71512ZC18 have an on-chip 2-bit burst counter. In the burst mode, the CY7C1354A/GVT71256ZC36 and CY7C1356A/GVT71512ZC18 provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the MODE input pin. The MODE pin selects between linear and interleaved burst sequence. The ADV/LD signal is used to load a new external address (ADV/LD=LOW) or increment the internal burst counter (ADV/LD=HIGH)

Output Enable  $(\overline{OE})$ , Snooze Enable (ZZ) and burst sequence select (MODE) are the asynchronous signals.  $\overline{OE}$  can be used to disable the outputs at any given time. ZZ may be tied to LOW if it is not used.


Four pins are used to implement JTAG test capabilities. The JTAG circuitry is used to serially shift data to and from the device. JTAG inputs use LVTTL/LVCMOS levels to shift data during this testing mode of operation.

### **Selection Guide**

		7C1354A-200 71256ZC36-5 7C1356A-200 71512ZC18-5	7C1354A-166 71256ZC36-6 7C1356A-166 71512ZC18-6	7C1354A-133 71256ZC36-7.5 7C1356A-133 71512ZC18-7.5	7C1354A-100 71256ZC36-10 7C1356A-100 71512ZC18-10
Maximum Access Time (ns)		3.2	3.6	4.2	5.0
Maximum Operating Current (mA)	Com'l	560	480	410	350
Maximum CMOS Standby Current (mA)	Com'l	30	30	30	30

No Bus Latency and NoBL are trademarks of Cypress Semiconductor Corporation.






<sup>1.</sup> The Functional Block Diagram illustrates simplified device operation. See Truth Table, pin descriptions and timing diagrams for detailed information.



## **Pin Configurations**

### 100-Pin TQFP Packages





# Pin Configurations (continued)

# 119-Ball Bump BGA CY7C1354A/GVT71256ZC36 (256K x 36) - 7 x 17 BGA

	1	2	3	4	5	6	7
Α	V <sub>CCQ</sub>	SA	SA	NC	SA	SA	V <sub>CCQ</sub>
В	NC	CE2	SA	ADV/LD	SA	CE2	NC
С	NC	SA	SA	V <sub>CC</sub>	SA	SA	NC
D	DQc	DQc	V <sub>SS</sub>	NC	$V_{SS}$	DQb	DQb
E	DQc	DQc	V <sub>SS</sub>	CE	$V_{SS}$	DQb	DQb
F	V <sub>CCQ</sub>	DQc	V <sub>SS</sub>	ŌĒ	$V_{SS}$	DQb	V <sub>CCQ</sub>
G	DQc	DQc	BWc	SA	BWb	DQb	DQb
Н	DQc	DQc	V <sub>SS</sub>	R/W	$V_{SS}$	DQb	DQb
J	$V_{CCQ}$	$V_{CC}$	NC	V <sub>CC</sub>	NC	V <sub>CC</sub>	$V_{CCQ}$
K	DQd	DQd	V <sub>SS</sub>	CLK	$V_{SS}$	DQa	DQa
L	DQd	DQd	BWd	NC	BWa	DQa	DQa
М	V <sub>CCQ</sub>	DQd	V <sub>SS</sub>	CKE	V <sub>SS</sub>	DQa	V <sub>CCQ</sub>
N	DQd	DQd	V <sub>SS</sub>	SA1	V <sub>SS</sub>	DQa	DQa
Р	DQd	DQd	V <sub>SS</sub>	SA0	V <sub>SS</sub>	DQa	DQa
R	NC	SA	MODE	V <sub>CC</sub>	V <sub>SS</sub>	SA	NC
Т	NC	NC	SA	SA	SA	NC	ZZ
U	V <sub>CCQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>CCQ</sub>

# CY7C1356A/GVT71512ZC18 (512K x 18) - 7 x 17 BGA

	1	2	3	4	5	6	7
Α	V <sub>CCQ</sub>	SA	SA	NC	SA	SA	V <sub>CCQ</sub>
В	NC	CE2	SA	ADV/LD	SA	CE2	NC
С	NC	SA	SA	V <sub>CC</sub>	SA	SA	NC
D	DQb	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQa	NC
Е	NC	DQb	V <sub>SS</sub>	CE	V <sub>SS</sub>	NC	DQa
F	V <sub>CCQ</sub>	NC	V <sub>SS</sub>	ŌĒ	V <sub>SS</sub>	DQa	V <sub>CCQ</sub>
G	NC	DQb	BWb	SA	V <sub>SS</sub>	NC	DQa
Н	DQb	NC	V <sub>SS</sub>	R/W	V <sub>SS</sub>	DQa	NC
J	V <sub>CCQ</sub>	V <sub>CC</sub>	NC	V <sub>CC</sub>	NC	V <sub>CC</sub>	V <sub>CCQ</sub>
K	NC	DQb	V <sub>SS</sub>	CLK	V <sub>SS</sub>	NC	DQa
L	DQb	NC	V <sub>SS</sub>	NC	BWa	DQa	NC
М	V <sub>CCQ</sub>	DQb	V <sub>SS</sub>	CKE	V <sub>SS</sub>	NC	V <sub>CCQ</sub>
N	DQb	NC	V <sub>SS</sub>	SA1	$V_{SS}$	DQa	NC
Р	NC	DQb	V <sub>SS</sub>	SA0	V <sub>SS</sub>	NC	DQa
R	NC	SA	MODE	V <sub>CC</sub>	V <sub>CC</sub>	SA	NC
Т	NC	SA	SA	NC	SA	SA	ZZ
U	V <sub>CCQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>CCQ</sub>



# Pin Descriptions—256Kx36

256Kx36 TQFP Pins	256Kx36 PBGA Pins	Name	Туре	Description
37, 36, 32, 33, 34, 35, 44, 45, 46, 47, 48, 49, 50, 81, 82, 83, 99, 100	4P 4N 2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C, 5C, 6C, 4G, 2R, 6R, 3T, 4T, 5T	SA0, SA1, SA	Input- Synchronous	Synchronous Address Inputs: The address register is triggered by a combination of the rising edge of CLK, ADV/LD LOW, CKE LOW and true chip enables. SA0 and SA1 are the two least significant bits of the address field and set the internal burst counter if burst cycle is initiated.
93, 94, 95, 96	5L 5G 3G 3L	BWa, BWb, BWc, BWd	Input- Synchronous	Synchronous Byte Write Enables: Each 9-bit byte has its own active low byte write enable. On load write cycles (when R/W# and ADV/LD are sampled LOW), the appropriate byte write signal (BWx) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte write signals are ignored when R/W is sampled HIGH. The appropriate byte(s) of data are written into the device two cycles later. BWa controls DQa pins; BWb controls DQb pins; BWc controls DQc pins; BWd controls DQd pins. BWx can all be tied LOW if always doing write to the entire 36-bit word.
87	4M	CKE	Input- Synchronous	Synchronous Clock Enable Input: When $\overline{\text{CKE}}$ is sampled HIGH, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CKE}}$ sampled HIGH on the device outputs is as if the LOW-to-HIGH clock transition did not occur. For normal operation, $\overline{\text{CKE}}$ must be sampled LOW at rising edge of clock.
88	4H	R/W	Input- Synchronous	Read Write: R\overline{W} signal is a synchronous input that identifies whether the current loaded cycle and the subsequent burst cycles initiated by ADV/\overline{LD} is a Read or Write operation. The data bus activity for the current cycle takes place two clock cycles later.
89	4K	CLK	Input- Synchronous	Clock: This is the clock input to CY7C1354A/GVT71256ZC36. Except for $\overline{OE}$ , ZZ and MODE, all timing references for the device are made with respect to the rising edge of CLK.
98, 92	4E, 6B	CE, CE <sub>2</sub>	Input- Synchronous	Synchronous Active LOW Chip Enable: $\overline{\text{CE}}$ and $\overline{\text{CE}}_2$ are used with $\text{CE}_2$ to enable the CY7C1354A/GVT71256ZC36. $\overline{\text{CE}}$ or $\overline{\text{CE}}_2$ sampled HIGH or $\text{CE}_2$ sampled LOW, along with ADV/LD LOW at the rising edge of clock, initiates a deselect cycle. The data bus will be High-Z two clock cycles after chip deselect is initiated.
97	2B	CE <sub>2</sub>	Input- Synchronous	Synchronous Active High Chip enable: $CE_2$ is used with $\overline{CE}$ and $\overline{CE}_2$ to enable the chip. $CE_2$ has inverted polarity but otherwise is identical to $\overline{CE}$ and $\overline{CE}_2$ .
86	4F	ŌĒ	Input	Asynchronous Output Enable: $\overline{OE}$ must be LOW to read data. When $\overline{OE}$ is HIGH, the I/O pins are in high-impedance state. $\overline{OE}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{OE}$ can be tied LOW.
85	4B	ADV/LD	Input- Synchronous	Advance/Load: ADV/\overline{LD} is a synchronous input that is used to load the internal registers with new address and control signals when it is sampled LOW at the rising edge of clock with the chip is selected. When ADV/\overline{LD} is sampled HIGH, then the internal burst counter is advanced for any burst that was in progress. The external addresses and R/W are ignored when ADV/\overline{LD} is sampled HIGH.
31	3R	MODE	Input- Static	Burst Mode: When MODE is HIGH or NC, the interleaved burst sequence is selected. When MODE is LOW, the linear burst sequence is selected. MODE is a static DC input.



# Pin Descriptions—256Kx36 (continued)

256Kx36 TQFP Pins	256Kx36 PBGA Pins	Name	Туре	Description
64	7T	ZZ	Input- Asynchronous	Snooze Enable: This active HIGH input puts the device in low power consumption standby mode. For normal operation, this input has to be either LOW or NC.
51, 52, 53, 56- 59, 62, 63 68, 69, 72-75, 78, 79, 80 1, 2, 3, 6-9, 12, 13 18, 19, 22-25, 28, 29, 30	(a) 6P, 7P, 7N, 6N, 6M, 6L, 7L, 6K, 7K, (b) 7H, 6H, 7G, 6G, 6F, 6E, 7E, 7D, 6D, (c) 2D, 1D, 1E, 2E, 2F, 1G, 2G, 1H, 2H, (d) 1K, 2K, 1L, 2L, 2M, 1N, 2N, 1P, 2P	DQa DQb DQc DQd	Input/ Output	Data Inputs/Outputs: Both the data input path and data output path are registered and triggered by the rising edge of CLK. Byte "a" is DQa pins; Byte "b" is DQb pins; Byte "c" is DQc pins; Byte "d" is DQd pins.
38 39 43	2U 3U 4U	TMS TDI TCK	Input	IEEE 1149.1 test inputs. LVTTL-level inputs. If Serial Boundary Scan (JTAG) is not used, these pins can be floating (i.e., No Connect) or be connected to $V_{\rm CC}$ .
42	5U	TDO	Output	IEEE 1149.1 test output. LVTTL-level output. If Serial Boundary Scan (JTAG) is not used, these pins can be floating (i.e., No Connect).
14, 15, 16, 41, 65, 66, 91	4C, 2J, 4J, 6J, 4R, 5R	V <sub>CC</sub>	Supply	Power Supply: +3.3V –5% and +5%.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	3D, 5D, 3E, 5E, 3F, 5F, 3H, 5H, 3K, 5K, 3M, 5M, 3N, 5N, 3P, 5P	V <sub>SS</sub>	Ground	Ground: GND.
4, 11, 20, 27, 54, 61, 70, 77	1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U	V <sub>CCQ</sub>	I/O Supply	Output Buffer Supply: +3.3V –0.165V and +0.165V for 3.3V I/O. +2.5V –0.125V and +0.4V for 2.5V I/O.
84	4A, 1B, 7B, 1C, 7C, 4D, 3J, 5J, 4L, 1R, 7R, 1T, 2T, 6T, 6U	NC	-	No Connect: These signals are not internally connected. It can be left floating or be connected to $V_{CC}$ or to GND.

# Pin Descriptions—512Kx18

512Kx18 TQFP Pins	512Kx18 PBGA Pins	Name	Туре	Description
37, 36, 32, 33, 34, 35, 44, 45, 46, 47, 48, 49, 50, 80, 81, 82, 83, 99, 100	4P 4N 2A, 3A, 5A, 6A, 3B, 5B, 6B, 2C, 3C, 5C, 6C, 4G, 2R, 6R, 2T, 3T, 5T, 6T	SA0, SA1, SA	Input- Synchronous	Synchronous Address Inputs: The address register is triggered by a combination of the rising edge of CLK, ADV/LD LOW, CKE LOW, and true chip enables. SA0 and SA1 are the two least significant bits of the address field and set the internal burst counter if burst cycle is initiated.
93, 94,	5L 3G	BWa, BWb	Input- Synchronous	Synchronous Byte Write Enables: Each 9-bit byte has its own active LOW byte write enable. On load write cycles (when R/W and ADV/LD are sampled LOW), the appropriate byte write signal (BWx) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte write signals are ignored when R/W is sampled HIGH. The appropriate byte(s) of data are written into the device two cycles later. BWa controls DQa pins; BWb controls DQb pins. BWx can all be tied LOW if always doing write to the entire 18-bit word.



# Pin Descriptions—512Kx18 (continued)

512Kx18 TQFP Pins	512Kx18 PBGA Pins	Name	Туре	Description
87	4M	CKE	Input- Synchronous	Synchronous Clock Enable Input: When $\overline{\text{CKE}}$ is sampled HIGH, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CKE}}$ sampled HIGH on the device outputs is as if the LOW-to-HIGH clock transition did not occur. For normal operation, $\overline{\text{CKE}}$ must be sampled LOW at rising edge of clock.
88	4H	R/W	Input- Synchronous	Read Write: R\overline{W} signal is a synchronous input that identifies whether the current loaded cycle and the subsequent burst cycles initiated by ADV/LD is a Read or Write operation. The data bus activity for the current cycle takes place two clock cycles later.
89	4K	CLK	Input- Synchronous	Clock: This is the clock input to CY7C1356A/GVT71512ZC18. Except for $\overline{OE}$ , ZZ, and MODE, all timing references for the device are made with respect to the rising edge of CLK.
98, 92	4E, 6B	CE, CE <sub>2</sub>	Input- Synchronous	Synchronous Active LOW Chip Enable: $\overline{\text{CE}}$ and $\overline{\text{CE}}_2$ are used with $\text{CE}_2$ to enable the CY7C1356A/GVT71512ZC18. $\overline{\text{CE}}$ or $\overline{\text{CE}}_2$ sampled HIGH or $\text{CE}_2$ sampled LOW, along with ADV/LD LOW at the rising edge of clock, initiates a deselect cycle. The data bus will be High-Z two clock cycles after chip deselect is initiated.
97	2B	CE <sub>2</sub>	Input- Synchronous	Synchronous Active HIGH Chip enable: $CE_2$ is used with $\overline{CE}$ and $\overline{CE}_2$ to enable the chip. $CE_2$ has inverted polarity but otherwise is identical to $\overline{CE}$ and $\overline{CE}_2$ .
86	4F	ŌĒ	Input	Asynchronous Output Enable: OE must be LOW to read data. When OE is HIGH, the I/O pins are in high-impedance state. OE does not need to be actively controlled for read and write cycles. In normal operation, OE can be tied LOW.
85	4B	ADV/LD	Input- Synchronous	Advance/Load: ADV/\(\overline{LD}\) is a synchronous input that is used to load the internal registers with new address and control signals when it is sampled LOW at the rising edge of clock with the chip is selected. When ADV/\(\overline{LD}\) is sampled HIGH, then the internal burst counter is advanced for any burst that was in progress. The external addresses and R/\(\overline{W}\) are ignored when ADV/\(\overline{LD}\) is sampled HIGH.
31	3R	MODE	Input- Static	Burst Mode: When MODE is HIGH or NC, the interleaved burst sequence is selected. When MODE is LOW, the linear burst sequence is selected. MODE is a static DC input.
64	7T	ZZ	Input- Asynchronous	Snooze Enable: This active HIGH input puts the device in low power consumption standby mode. For normal operation, this input has to be either LOW or NC.
58, 59, 62, 63, 68, 69, 72, 73, 74 8, 9, 12, 13, 18, 19, 22, 23, 24	(a) 6D, 7E, 6F, 7G, 6H, 7K, 6L, 6N, 7P (b) 1D, 2E, 2G, 1H, 2K, 1L, 2M, 1N, 2P	DQa DQb	Input/ Output	Data Inputs/Outputs: Both the data input path and data output path are registered and triggered by the rising edge of CLK. Byte "a" is DQa pins; Byte "b" is DQb pins.
38 39 43	2U 3U 4U	TMS TDI TCK	Input	IEEE 1149.1 test inputs. LVTTL-level inputs. If Serial Boundary Scan (JTAG) is not used, these pins can be floating (i.e., No Connect) or be connected to $V_{\rm CC}$ .
42	5U	TDO	Output	IEEE 1149.1 test output. LVTTL-level output. If Serial Boundary Scan (JTAG) is not used, these pins can be floating (i.e., No Connect).
14, 15, 16, 41, 65, 66, 91	4C, 2J, 4J, 6J, 4R, 5R	V <sub>CC</sub>	Supply	Power Supply: +3.3V –5% and +5%.



# Pin Descriptions—512Kx18 (continued)

512Kx18 TQFP Pins	512Kx18 PBGA Pins	Name	Туре	Description
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	3D, 5D, 3E, 5E, 3F, 5F, 5G, 3H, 5H, 3K, 5K, 3L, 3M, 5M, 3N, 5N, 3P, 5P	V <sub>SS</sub>	Ground	Ground: GND.
4, 11, 20, 27, 54, 61, 70, 77	1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U	V <sub>CCQ</sub>	I/O Supply	Output Buffer Supply: +3.3V –0.165V and +0.165V for 3.3V I/O. +2.5V –0.125V and +0.4V for 2.5V I/O.
1-3, 6, 7, 25, 28- 30, 51-53, 56, 57, 75, 78, 79, 84, 95, 96	4A, 1B, 7B, 1C, 7C, 2D, 4D, 7D, 1E, 6E, 2F, 1G, 6G, 2H, 7H, 3J, 5J, 1K, 6K, 2L, 4L, 7L, 6M, 2N, 7N, 1P, 6P, 1R, 7R, 1T, 4T, 6U	NC	-	No Connect: These signals are not internally connected. It can be left floating or be connected to V <sub>CC</sub> or to GND.

### Partial Truth Table for Read/Write<sup>[2]</sup>

Function	R/W	BWa	BWb	BWc <sup>[4]</sup>	BWd <sup>[4]</sup>
Read	Н	Х	Х	Х	Х
No Write	L	Н	Н	Н	Н
Write Byte a (DQa) <sup>[3]</sup>	L	L	Н	Н	Н
Write Byte b (DQb) <sup>[3]</sup>	L	Н	L	Н	Н
Write Byte c (DQc) <sup>[3]</sup>	L	Н	Н	L	Н
Write Byte d (DQd) <sup>[3]</sup>	L	Н	Н	Н	L
Write all bytes	L	L	L	L	L

# **Interleaved Burst Address Table** $(MODE = V_{CC} \text{ or NC})$

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal) <sup>[5]</sup>		
AA <sub>00</sub>	AA <sub>01</sub>	AA <sub>10</sub>	AA <sub>11</sub>		
AA <sub>01</sub>	AA <sub>00</sub>	AA <sub>11</sub>	AA <sub>10</sub>		
AA <sub>10</sub>	AA <sub>11</sub>	AA <sub>00</sub>	AA <sub>01</sub>		
AA <sub>11</sub>	AA <sub>10</sub>	AA <sub>01</sub>	AA <sub>00</sub>		


# **Linear Burst Address Table** $(MODE = V_{SS})$

First Address (external)	Second Address (internal)	Third Address (internal)	Fourth Address (internal) <sup>[5]</sup>
AA <sub>00</sub>	AA <sub>01</sub>	AA <sub>10</sub>	AA <sub>11</sub>
AA <sub>01</sub>	AA <sub>10</sub>	AA <sub>11</sub>	AA <sub>00</sub>
AA <sub>10</sub>	AA <sub>11</sub>	AA <sub>00</sub>	AA <sub>01</sub>
AA <sub>11</sub>	AA <sub>00</sub>	AA <sub>01</sub>	AA <sub>10</sub>

- Learns logic LOW. H means logic HIGH. X means "Don't Care."
  Learns "Multiple bytes may be selected during the same cycle.
  Learns "BWc and BWd apply to 256Kx36 device only.
  Lyon completion of the Burst sequence, the counter wraps around to its initial state and continues counting.



# Functional Timing Diagram<sup>[6, 7, 8]</sup>



# **Truth Table**<sup>[9, 10, 11, 12, 13, 14, 15, 16, 17]</sup>

OPERATION	Previous Cycle	Address Used	R/W	ADV/LD	CE	CKE	BWx	ŌĒ	DQ (2 cycles later)
Deselect Cycle	Х	Χ	Х	L	Н	L	X	Х	High-Z
Continue Deselect/NOP <sup>[18]</sup>	Deselect	Х	Х	Н	Х	L	Х	Х	High-Z
Read Cycle (Begin Burst)	Х	External	Н	L	L	L	Х	Х	Q
Read Cycle (Continue Burst)[18]	Read	Next	Х	Н	Х	L	Х	Х	Q
Dummy Read (Begin Burst) <sup>[19]</sup>	Х	External	Н	L	L	L	Х	Н	High-Z
Dummy Read (Continue Burst) <sup>[18, 19]</sup>	Read	Next	Х	Н	Х	L	Х	Н	High-Z
Write Cycle (Begin Burst)	Х	External	L	L	L	L	L	Х	D
Write Cycle (Continue Burst) <sup>[18]</sup>	Write	Next	Х	Н	Х	L	L	Х	D
Abort Write (Begin Burst) <sup>[19]</sup>	Х	External	L	L	L	L	Н	Х	High-Z
Abort Write (Continue Burst) <sup>[18, 19]</sup>	Write	Next	Х	Н	Х	L	Н	Х	High-Z
Ignore Clock Edge/NOP <sup>[20]</sup>	Х	Х	Х	Н	Х	Н	Х	Х	-

- This assumes that  $\overline{\text{CKE}}$ ,  $\overline{\text{CE}}$ ,  $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_2$  are all True.
- All addresses, control and data-in are only required to meet set-up and hold time with respect to the rising edge of clock. Data out is valid after a clock-to-data
- and addresses, control and data and all earlies required to meet set-up and note time with respect to the histing edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock. Data out is valid after a clock-to-data delay from the rising edge of clock and the rising edge of clock and the rising edge of clock and the risi
- and CE<sub>2</sub> are "Don't Care."
- and CE<sub>2</sub> are "Don't Care."

  BWa enables WRITE to byte "a" (DQa pins). BWb enables WRITE to byte "b" (DQb pins). BWc enables WRITE to byte "c" (DQc pins). BWd enables WRITE to byte "c" (DQd pins). DQc, DQd, BWc, and BWd apply to 256Kx36 device only.

  The device is not in Snooze Mode, i.e. the ZZ pin is LOW.

  During Snooze Mode, the ZZ pin is HIGH and all the address pins and control pins are "Don't Care." The SNOOZE MODE can only be entered two cycles after the WRITE cycle, otherwise the WRITE cycle may not be completed.

  All inputs, except OE, ZZ, and MODE pins, must meet set-up time and hold time specification against the clock (CLK) LOW-to-HIGH transition edge.

  OE may be tied to LOW for all the operation. This device automatically turns off the output driver during WRITE cycle.

  Device outputs are ensured to be in High-Z during device power-up.

  This device contains a 2-bit burst counter. The address counter is incremented for all Continue Burst cycles. Address wraps to the initial address every fourth burst cycle.

- burst cycle.
- burst cycle. Continue Burst cycles, whether READ or WRITE, use the same control signals. The type of cycle performed, READ or WRITE, depends upon the R/W control signal at the Begin Burst cycle. A Continue Deselect cycle can only be entered if a DESELECT cycle is executed first. Dummy Read and Abort Write cycles can be entered to set up subsequent READ or WRITE cycles or to increment the burst counter. When an Ignore Clock Edge cycle enters, the output data (Q) will remain the same if the previous cycle is READ cycle or remain High-Z if the previous cycle is WRITE or DESELECT cycle.



## IEEE 1149.1 Serial Boundary Scan (JTAG)

### Overview

This device incorporates a serial boundary scan access port (TAP). This port is designed to operate in a manner consistent with IEEE Standard 1149.1-1990 (commonly referred to as JTAG), but does not implement all of the functions required for IEEE 1149.1 compliance. Certain functions have been modified or eliminated because their implementation places extra delays in the critical speed path of the device. Nevertheless, the device supports the standard TAP controller architecture (the TAP controller is the state machine that controls the TAPs operation) and can be expected to function in a manner that does not conflict with the operation of devices with IEEE Standard 1149.1 compliant TAPs. The TAP operates using LVTTL/LVCMOS logic level signaling.

### Disabling the JTAG Feature

It is possible to use this device without using the JTAG feature. To disable the TAP controller without interfering with normal operation of the device, TCK should be tied LOW ( $V_{SS}$ ) to prevent clocking the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be pulled up to  $V_{CC}$  through a resistor. TDO should be left unconnected. Upon power-up the device will come up in a reset state which will not interfere with the operation of the device.

### **Test Access Port (TAP)**

### **TCK - Test Clock (INPUT)**

Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.

### TMS - Test Mode Select (INPUT)

The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

### TDI - Test Data In (INPUT)

The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction register (refer to Figure 1, TAP Controller State Diagram). It is allowable to leave this pin unconnected if it is not used in an application. The pin is pulled up internally, resulting in a logic HIGH level. TDI is connected to the most significant bit (MSB) of any register. (See Figure 2.)

### TDO - Test Data Out (OUTPUT)

The TDO output pin is used to serially clock data-out from the registers. The output that is active depending on the state of the TAP state machine (refer to *Figure 1*, TAP Controller State Diagram). Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO. TDO is connected to the least significant bit (LSB) of any register. (See *Figure 2*.)

### Performing a TAP Reset

The TAP circuitry does not have a reset pin ( $\overline{TRST}$ , which is optional in the IEEE 1149.1 specification). A RESET can be performed for the TAP controller by forcing TMS HIGH ( $V_{CC}$ ) for five rising edges of TCK and pre-loads the instruction register with the IDCODE command. This type of reset does not affect the operation of the system logic. The reset affects test logic only.

At power-up, the TAP is reset internally to ensure that TDO is in a High-Z state.

### **Test Access Port (TAP) Registers**

### Overview

The various TAP registers are selected (one at a time) via the sequences of ones and zeros input to the TMS pin as the TCK is strobed. Each of the TAPs registers are serial shift registers that capture serial input data on the rising edge of TCK and push serial data out on subsequent falling edge of TCK. When a register is selected, it is connected between the TDI and TDO pins.

### Instruction Register

The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run test/idle or the various data register states. The instructions are three bits long. The register can be loaded when it is placed between the TDI and TDO pins. The parallel outputs of the instruction register are automatically preloaded with the IDCODE instruction upon power-up or whenever the controller is placed in the test-logic reset state. When the TAP controller is in the Capture-IR state, the two least significant bits of the serial instruction register are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

### **Bypass Register**

The bypass register is a single-bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the device TAP to another device in the scan chain with minimum delay. The bypass register is set LOW (V<sub>SS</sub>) when the BYPASS instruction is executed.

### **Boundary Scan Register**

The Boundary Scan register is connected to all the input and bidirectional I/O pins (not counting the TAP pins) on the device. This also includes a number of NC pins that are reserved for future needs. There are a total of 70 bits for x36 device and 51 bits for x18 device. The boundary scan register, under the control of the TAP controller, is loaded with the contents of the device I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE-Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order table describes the order in which the bits are connected. The first column defines the bit's position in the boundary scan register. The MSB of the register is connected to TDI, and LSB is connected to TDO. The second column is the signal name and the third column is the bump number. The third column is the TQFP pin number and the fourth column is the BGA bump number.



### Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the device as described in the Identification Register Definitions table.

### **TAP Controller Instruction Set**

### Overview

There are two classes of instructions defined in the IEEE Standard 1149.1-1990; the standard (public) instructions and device specific (private) instructions. Some public instructions are mandatory for IEEE 1149.1 compliance. Optional public instructions must be implemented in prescribed ways.

Although the TAP controller in this device follows the IEEE 1149.1 conventions, it is not IEEE 1149.1 compliant because some of the mandatory instructions are not fully implemented. The TAP on this device may be used to monitor all input and I/O pads, but can not be used to load address, data, or control signals into the device or to preload the I/O buffers. In other words, the device will not perform IEEE 1149.1 EXTEST, INTEST, or the preload portion of the SAMPLE/PRELOAD command

When the TAP controller is placed in Capture-IR state, the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction sets for this device are listed in the following tables.

### **EXTEST**

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this device.

The TAP controller does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the device responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between two instructions. Unlike SAMPLE/PRELOAD instruction, EXTEST places the device outputs in a High-Z state.

### IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the ID register when the controller is in Cap-

ture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in the instruction upon power-up and at any time the TAP controller is placed in the test-logic reset state.

### SAMPLE-Z

If the High-Z instruction is loaded in the instruction register, all output pins are forced to a High-Z state and the boundary scan register is connected between TDI and TDO pins when the TAP controller is in a Shift-DR state.

### SAMPLE/PRELOAD

SAMPLE/PRELOAD is an IEEE 1149.1 mandatory instruction. The PRELOAD portion of the command is not implemented in this device, so the device TAP controller is not fully IEEE 1149.1-compliant.

When the SAMPLE/PRELOAD instruction is loaded in the instruction register and the TAP controller is in the Capture-DR state, a snap shot of the data in the device's input and I/O buffers is loaded into the boundary scan register. Because the device system clock(s) are independent from the TAP clock (TCK), it is possible for the TAP to attempt to capture the input and I/O ring contents while the buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results can not be expected. To guarantee that the boundary scan register will capture the correct value of a signal, the device input signals must be stabilized long enough to meet the TAP controller's capture set-up plus hold time ( $t_{CS}$  plus  $t_{CH}$ ). The device clock input(s) need not be paused for any other TAP operation except capturing the input and I/O ring contents into the boundary scan register.

Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the Update-DR state with the SAMPLE/PRELOAD instruction loaded in the instruction register has the same effect as the Pause-DR command.

### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP controller is in the Shift-DR state, the bypass register is placed between TDI and TDO. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

### Reserved

Do not use these instructions. They are reserved for future use.






Figure 1. TAP Controller State Diagram<sup>[21]</sup>

### Note:

21. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.






Figure 2. TAP Controller Block Diagram

# **TAP Electrical Characteristics** (20°C $\leq$ T<sub>i</sub> $\leq$ 110°C; V<sub>CC</sub> = 3.3V -0.2V and +0.3V unless otherwise noted)

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>IH</sub>	Input High (Logic 1) Voltage <sup>[23, 24]</sup>		2.0	V <sub>CC</sub> + 0.3	V
V <sub>II</sub>	Input Low (Logic 0) Voltage <sup>[23, 24]</sup>		-0.3	0.8	V
IL <sub>I</sub>	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$	-5.0	5.0	μΑ
IL <sub>I</sub>	TMS and TDI Input Leakage Current	$0V \le V_{IN} \le V_{CC}$	-30	30	μΑ
ILO	Output Leakage Current	Output disabled, 0V ≤ V <sub>IN</sub> ≤ V <sub>CCQ</sub>	-5.0	5.0	μΑ
V <sub>OLC</sub>	LVCMOS Output Low Voltage <sup>[23, 25]</sup>	I <sub>OLC</sub> = 100 μA		0.2	V
V <sub>OHC</sub>	LVCMOS Output High Voltage <sup>[23, 25]</sup>	I <sub>OHC</sub> = 100 μA	V <sub>CC</sub> - 0.2		V
V <sub>OLT</sub>	LVTTL Output Low Voltage <sup>[23]</sup>	I <sub>OLT</sub> = 8.0 mA		0.4	V
V <sub>OHT</sub>	LVTTL Output High Voltage <sup>[23]</sup>	I <sub>OHT</sub> = 8.0 mA	2.4		V

- Notes:

  22. X = 69 for the x36 configuration;
  X = 50 for the x18 configuration.

  23. All Voltage referenced to V<sub>SS</sub> (GND).

  24. Overshoot: V<sub>IH</sub>(AC)≤V<sub>CC</sub>+1.5V for t≤t<sub>KHKH</sub>/2, Undershoot: V<sub>IL</sub>(AC)≤−0.5V for t≤t<sub>KHKH</sub>/2, Power-up: V<sub>IH</sub>≤3.6V and V<sub>CC</sub>≤3.135V and V<sub>CCQ</sub>≤1.4V for t≤200 ms.
  During normal operation, V<sub>CCQ</sub> must not exceed V<sub>CC</sub>. Control input signals (such as R/W, ADV/LD, etc.) may not have pulse widths less than t<sub>KHKL</sub> (min.).




# TAP AC Switching Characteristics Over the Operating Range $^{[26,\ 27]}$


Parameter	Description	Min.	Max	Unit
Clock				
t <sub>THTH</sub>	Clock Cycle Time	20		ns
f <sub>TF</sub>	Clock Frequency		50	MHz
t <sub>THTL</sub>	Clock HIGH Time	8		ns
t <sub>TLTH</sub>	Clock LOW Time	8		ns
Output Times				
t <sub>TLQX</sub>	TCK LOW to TDO Unknown	0		ns
t <sub>TLQV</sub>	TCK LOW to TDO Valid		10	ns
t <sub>DVTH</sub>	TDI Valid to TCK HIGH	5		ns
t <sub>THDX</sub>	TCK HIGH to TDI Invalid	5		ns
Set-up Times				
t <sub>MVTH</sub>	TMS Set-up	5		ns
t <sub>CS</sub>	Capture Set-up	5		ns
Hold Times		-	•	
t <sub>THMX</sub>	TMS Hold	5		ns
t <sub>CH</sub>	Capture Hold	5		ns

<sup>26.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the set-up and hold time requirements of latching data from the boundary scan register. 27. Test conditions are specified using the load in TAP AC test conditions.



# **TAP Timing and Test Conditions**







# **Identification Register Definitions**

Instruction Field	256K x 36	512K x 18	Description
REVISION NUMBER (31:28)	XXXX	XXXX	Reserved for revision number.
DEVICE DEPTH (27:23)	00110	00111	Defines depth of 256K or 512K words.
DEVICE WIDTH (22:18)	00100	00011	Defines width of x36 or x18 bits.
RESERVED (17:12)	XXXXXX	XXXXXX	Reserved for future use.
CYPRESS JEDEC ID CODE (11:1)	00011100100	00011100100	Allows unique identification of DEVICE vendor.
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register.

# Scan Register Sizes

Register Name	Bit Size (x36)	Bit Size (x18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan	70	51

# **Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all device outputs to High-Z state. This instruction is not IEEE 1149.1-compliant.
IDCODE	001	Preloads ID register with vendor ID code and places it between TDI and TDO. This instruction does not affect device operations.
SAMPLE-Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all device outputs to High-Z state.
RESERVED	011	Do not use these instructions; they are reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. This instruction does not affect device operations. This instruction does not implement IEEE 1149.1 PRELOAD function and is therefore not 1149.1-compliant.
RESERVED	101	Do not use these instructions; they are reserved for future use.
RESERVED	110	Do not use these instructions; they are reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This instruction does not affect device operations.



# Boundary Scan Order (256K x 36)

Bit#	Signal Name	TQFP	Bump ID
1	SA	44	2R
2	SA	45	3T
3	SA	46	4T
4	SA	47	5T
5	SA	48	6R
6	SA	49	3B
7	SA	50	5B
8	DQa	51	6P
9	DQa	52	7N
10	DQa	53	6M
11	DQa	56	7L
12	DQa	57	6K
13	DQa	58	7P
14	DQa	59	6N
15	DQa	62	6L
16	DQa	63	7K
17	ZZ	64	7T
18	DQb	68	6H
19	DQb	69	7G
20	DQb	72	6F
21	DQb	73	7E
22	DQb	74	6D
23	DQb	75	7H
24	DQb	78	6G
25	DQb	79	6E
26	DQb	80	7D
27	SA	81	6A
28	SA	82	5A
29	SA	83	4G
30	NC	84	4A
31	ADV/LD	85	4B
32	ŌĒ	86	4F
33	CKE	87	4M
34	R/W	88	4H
35	CLK	89	4K

# Boundary Scan Order (256K x 36)

Bit#	Signal Name	TQFP	Bump ID
36	CE2	92	6B
37	BWa	93	5L
38	BWb	94	5G
39	BWc	95	3G
40	BWd	96	3L
41	CE2	97	2B
42	CE	98	4E
43	SA	99	3A
44	SA	100	2A
45	DQc	1	2D
46	DQc	2	1E
47	DQc	3	2F
48	DQc	6	1G
49	DQc	7	2H
50	DQc	8	1D
51	DQc	9	2E
52	DQc	12	2G
53	DQc	13	1H
54	NC	14	5R
55	DQd	18	2K
56	DQd	19	1L
57	DQd	22	2M
58	DQd	23	1N
59	DQd	24	2P
60	DQd	25	1K
61	DQd	28	2L
62	DQd	29	2N
63	DQd	30	1P
64	MODE	31	3R
65	SA	32	2C
66	SA	33	3C
67	SA	34	5C
68	SA	35	6C
69	SA1	36	4N
70	SA0	37	4P



# **Boundary Scan Order (512K x 18)**

Bit#	Signal Name	TQFP	Bump ID
1	SA	44	2R
2	SA	45	2T
3	SA	46	3T
4	SA	47	5T
5	SA	48	6R
6	SA	49	3B
7	SA	50	5B
8	DQa	58	7P
9	DQa	59	6N
10	DQa	62	6L
11	DQa	63	7K
12	ZZ	64	7T
13	DQa	68	6H
14	DQa	69	7G
15	DQa	72	6F
16	DQa	73	7E
17	DQa	74	6D
18	SA	80	6T
19	SA	81	6A
20	SA	82	5A
21	SA	83	4G
22	NC	84	4A
23	ADV/LD	85	4B
24	ŌĒ	86	4F
25	CKE	87	4M
26	R/W	88	4H

# **Boundary Scan Order (512K x 18)**

Bit#	Signal Name	TQFP	Bump ID
27	CLK	89	4K
28	CE2	92	6B
29	BWa	93	5L
30	BWb	94	3G
31	CE2	97	2B
32	CE	98	4E
33	SA	99	3A
34	SA	100	2A
35	DQb	8	1D
36	DQb	9	2E
37	DQb	12	2G
38	DQb	13	1H
39	NC	14	5R
40	DQb	18	2K
41	DQb	19	1L
42	DQb	22	2M
43	DQb	23	1N
44	DQb	24	2P
45	MODE	31	3R
46	SA	32	2C
47	SA	33	3C
48	SA	34	5C
49	SA	35	6C
50	SA1	36	4N
51	SA0	37	4P

# PRELIMINARY

# CY7C1354A/GVT71256ZC36 CY7C1356A/GVT71512ZC18

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Voltage on V<sub>CC</sub> Supply Relative to V<sub>SS</sub> ...... -0.5V to +4.6V  $V_{\text{IN}}$  .....-0.5V to  $V_{\text{CC}}$ +0.5V Storage Temperature (plastic) .....-55°C to +125° Junction Temperature .....+125°

Power Dissipation	2.0W
Short Circuit Output Current50	) mA

# **Operating Range**

Range	Ambient Temperature <sup>[11]</sup>	V <sub>CC</sub> /V <sub>CCQ</sub>
Com'l	0°C to +70°C	$3.3V \pm 5\%$

### **Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>IHD</sub>	Input High (Logic 1) Voltage <sup>[23, 29]</sup>	Data Inputs (DQxx)	2.0	V <sub>CC</sub> +0.3	V
V <sub>IH</sub>		All Other Inputs	2.0	4.6	V
V <sub>II</sub>	Input Low (Logic 0) Voltage <sup>[23, 29]</sup>		-0.5	0.8	V
IL <sub>I</sub>	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$	-	5	μΑ
IL <sub>I</sub>	MODE and ZZ Input Leakage Current <sup>[30]</sup>	$0V \le V_{IN} \le V_{CC}$	-	30	μΑ
ILO	Output Leakage Current	Output(s) disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	-	5	μΑ
V <sub>OH</sub>	Output High Voltage <sup>[23]</sup>	$I_{OH} = -5.0 \text{ mA for } 3.3 \text{V I/O}$	2.4		V
		$I_{OH} = -1.0 \text{ mA for } 2.5 \text{V I/O}$	2.0		V
V <sub>OL</sub>	Output Low Voltage <sup>[23]</sup>	I <sub>OL</sub> = 8.0 mA		0.4	V
V <sub>CC</sub>	Supply Voltage <sup>[23]</sup>		3.135	3.465	V
V <sub>CCQ</sub>	I/O Supply Voltage <sup>[23]</sup>	3.3V I/O	3.135	3.465	V
		2.5V I/O	2.4	2.9	V

Parameter	Description	Conditions	Тур.	200 MHz/ -5	166 MHz/ -6	133 MHz/ -7.5	100 MHz/ -10	Unit
I <sub>CC</sub>	Power Supply Current: Operating <sup>[31, 32, 33, 34]</sup>	Device selected; all inputs $\leq$ V <sub>IL</sub> or $\geq$ 20 $V_{IH}$ ; cycle time $\geq$ t <sub>KC</sub> min.; V <sub>CC</sub> =Max.; outputs open, ADV/LD = X, f = f <sub>MAX</sub> <sup>2</sup>		560	480	410	350	mA
I <sub>SB2</sub>	CMOS Standby <sup>[32, 33, 34]</sup>	Device deselected; $V_{CC} = Max$ .; all inputs $\leq V_{SS} + 0.2$ or $\geq V_{CC} - 0.2$ ; all inputs static; CLK frequency = 0		30	30	30	30	mA
I <sub>SB3</sub>	TTL Standby <sup>[32, 33, 34]</sup>	Device deselected; all inputs $\leq V_{IL}$ or $\geq V_{IH}$ ; all inputs static; $V_{CC} = Max.$ ; CLK frequency = 0		50	50	50	50	mA
I <sub>SB4</sub>	Clock Running <sup>[32, 33, 34]</sup>	Device deselected; all inputs $\leq$ V <sub>IL</sub> or $\geq$ V <sub>IH</sub> ; V <sub>CC</sub> = MAX; CLK cycle time $\geq$ t <sub>KC</sub> Min.		230	200	190	170	mA

- 28.  $T_A$  is the case temperature.
- Overshoot: V<sub>IH</sub> ≤ +6.0V for t ≤ t<sub>KC</sub> /2 Undershoot: V<sub>IL</sub> ≤ -2.0V for t ≤ t<sub>KC</sub> /2.

- Officers index index in the state of the state




# Capacitance<sup>[25]</sup>

Parameter	Description	Test Conditions	Тур.	Max.	Unit
C <sub>I</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	4	4	pF
Co	Input/Output Capacitance (DQ)	$V_{CC} = 3.3V$	7	6.5	pF

### **Thermal Resistance**

Description	Test Conditions	Symbol	TQFP Typ.	Units	
Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer PCB	$\Theta_{JA}$	25	°C/W	
Thermal Resistance (Junction to Case)		$\Theta_{\sf JC}$	9	°C/W	

# AC Test Loads and Waveforms for 3.3V I/O



### AC Test Loads and Waveforms for 2.5V I/O





# Switching Characteristics Over the Operating Range<sup>[17]</sup>


		-5/ 200 MHz		-6/ 166 MHz		-7.5/ 133 MHz		-10/ 100 MHz		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Clock	lock									
t <sub>KC</sub>	Clock Cycle Time	5.0		6.0		7.5		10		ns
t <sub>KH</sub>	Clock HIGH Time	1.8		2.1		2.6		3.5		ns
t <sub>KL</sub>	Clock LOW Time	1.8		2.1		2.6		3.5		ns
Output Time	)S									
t <sub>KQ</sub>	Clock to Output Valid		3.2		3.6		4.2		5.0	ns
t <sub>KQX</sub>	Clock to Output Invalid	1.0		1.0		1.0		1.0		ns
t <sub>KQLZ</sub>	Clock to Output in Low-Z <sup>[25, 36, 37]</sup>	1.0		1.0		1.0		1.0		ns
t <sub>KQHZ</sub>	Clock to Output in High-Z <sup>[25, 36, 37]</sup>	1.0	3.0	1.0	3.0	1.0	3.0	1.0	3.0	ns
t <sub>OEQ</sub>	OE to Output Valid		3.2		3.6		4.2		5.0	ns
t <sub>OELZ</sub>	OE to Output in Low-Z <sup>[25, 36, 37]</sup>	0		0		0		0		ns
t <sub>OEHZ</sub>	OE to Output in High-Z <sup>[25, 36, 37]</sup>		3.5		3.5		3.5		3.5	ns
Set-up Time	es		•	•			•	•		
t <sub>S</sub>	Address and Controls <sup>[38]</sup>	1.5		1.5		1.8		2.0		ns
t <sub>SD</sub>	Data In <sup>[38]</sup>			1.5		1.8		2.0		ns
Hold Times	Hold Times									
t <sub>H</sub>	Address and Controls <sup>[38]</sup>	0.5		0.5		0.5		0.5		ns
t <sub>HD</sub>	Data In <sup>[38]</sup>	0.5		0.5		0.5		0.5		ns

- 35. Test conditions as specified with the output loading as shown in part (a) of AC Test Loads unless otherwise noted.
  36. Output loading is specified with C<sub>L</sub>=5 pF as in part (a) of AC Test Loads.
  37. At any given temperature and voltage condition, t<sub>KQHZ</sub> is less than t<sub>KQLZ</sub> and t<sub>OEHZ</sub> is less than t<sub>OELZ</sub>.
  38. This is a synchronous device. All synchronous inputs must meet specified set-up and hold time, except for "don't care" as defined in the truth table.



## **Switching Waveforms**


 $\textbf{Read Timing}^{[39,\,40,\,41,\,42,\,43]}$ 



- 39. Q(A<sub>1</sub>) represents the first output from the external address A<sub>1</sub>, Q(A<sub>2</sub>) represents the first output from the external address A<sub>2</sub>; Q(A<sub>2</sub>+1) represents the next output data in the burst sequence of the base address A2, etc. where address bits SA0 and SA1 are advancing for the four word burst in the sequence defined by the state of the MODE input.  $\overline{\text{CE}}_2$  timing transitions are identical to the  $\overline{\text{CE}}$  signal. For example, when  $\overline{\text{CE}}$  is LOW on this waveform,  $\overline{\text{CE}}_2$  is LOW.  $\text{CE}_2$  timing transitions are identical but
- inverted to the  $\overline{CE}$  signal. For example, when  $\overline{CE}$  is LOW on this waveform, CE<sub>2</sub> is HIGH.
- Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW. R/W is "Don't Care" when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM. BWc and BWd apply to 256Kx36 device only.



Write Timing<sup>[40, 41, 42, 43, 44, 45]</sup>




- 44. D(A<sub>1</sub>) represents the first input to the external address A1. D(A<sub>2</sub>) represents the first input to the external address A<sub>2</sub>; D(A<sub>2</sub>+1) represents the next input data in the burst sequence of the base address A<sub>2</sub>, etc. where address bits SA0 and SA1 are advancing for the four word burst in the sequence defined by the state of the MODE input.
- state of the MODE input.

  45. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW when ADV/LD is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.



 $\textbf{Read/Write Timing}^{[40,\ 43,\ 45,\ 46]}$ 




### Note:

46.  $Q(A_1)$  represents the first output from the external address  $A_1$ .  $D(A_2)$  represents the input data to the SRAM corresponding to address  $A_2$ .




 $\overline{\text{CKE}} \text{ Timing}^{[40, \ 43, \ 45, \ 46, \ 47]}$ 



<sup>47.</sup> CKE when sampled HIGH on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal register in the SRAM will retain their previous state.



 $\overline{\text{CE}} \text{ Timing}^{[40, 43, 45, 48, 49]}$ 



- 48.  $Q(A_1)$  represents the first output from the external address  $A_1$ .  $D(A_3)$  represents the input data to the SRAM corresponding to address  $A_3$ , etc.
- 49. When either one of the Chip Enables ( $\overline{\text{CE}}$ ,  $\text{CE}_2$ , or  $\overline{\text{CE}}_2$ ) is sampled inactive at the rising clock edge, a chip deselect cycle is initiated. The data-bus High-Z one cycle after the initiation of the deselect cycle. This allows for any pending data transfers (reads or writes) to be completed.



# **Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
200	CY7C1354A-200AC/ GVT71256ZC36-5	A101	100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	Commercial
	CY7C1354A-200BGC/ GVT71256ZC36B-5	BG119	119-Lead BGA (14 x 22 x 2.4 mm)	
166	CY7C1354A-166AC/ GVT71256ZC36-6	A101	100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	
	CY7C1354A-166BGC/ GVT71256ZC36B-6	BG119	119-Lead BGA (14 x 22 x 2.4 mm)	
133	CY7C1354A-133AC/ GVT71256ZC36-7.5	A101	100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	
	CY7C1354A-133BGC/ GVT71256ZC36B-7.5	BG119	119-Lead BGA (14 x 22 x 2.4 mm)	
100	CY7C1354A-100AC/ GVT71256ZC36-10	A101	100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	
	CY7C1354A-100BGC/ GVT71256ZC36B-10	BG119	119-Lead BGA (14 x 22 x 2.4 mm)	
200	CY7C1356A-200AC/ GVT71512ZC18-5	A101	100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	Commercial
	CY7C1356A-200BGC/ GVT71512ZC1 <u>8</u> B-5	BG119	119-Lead BGA (14 x 22 x 2.4 mm)	
166	CY7C1356A-166AC/ GVT71512ZC18-6	A101	100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	
	CY7C1356A-166BGC/ GVT71512ZC18B-6	BG119	119-Lead BGA (14 x 22 x 2.4 mm)	
133	CY7C1356A-133AC/ GVT71512ZC18-7.5	A101	100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	
	CY7C1356A-133BGC/ GVT71512ZC18B-7.5	BG119	119-Lead BGA (14 x 22 x 2.4 mm)	
100	CY7C1356A-100AC/ GVT71512ZC18-10	A101	100-Lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	
	CY7C1356A-100BGC/ GVT71512ZC18B-10	BG119	119-Lead BGA (14 x 22 x 2.4 mm)	


Document #: 38-00992-\*\*





### **Package Diagrams**

# 100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101

DIMENSIONS ARE IN MILLIMETERS.








51-85050-A




### Package Diagrams (continued)

### 119-Lead BGA (14 x 22 x 2.4 mm) BG119

DIMENSION IN MILLIMETERS (INCHES)





51-85115

### **Revision History**

Document Title: CY7C1354A/CY7C1356A Document Number: 38-00992							
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE			
**	3000	4/21/00	CXV	1. New Data Sheet			

<sup>©</sup> Cypress Semiconductor Corporation, 2000. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.