

SLVS602-MARCH 2006

FEATURES

- OPERATIONAL AMPLIFIERS
 - Low Supply Current...200 µA/A
 - Medium Speed…2.1 MHz
 - Low-Level Output Voltage Close to V_{CC-} ...0.1 V Typ (R_L = 10 k Ω)
 - Input Common-Mode Voltage Range Includes Ground
- COMPARATORS
 - Low Supply Current...200 μ A/A (V_{CC} = 5 V)
 - Input Common-Mode Voltage Range Includes Ground
 - Low Output Saturation Voltage...
 Typically 250 mV (I_{sink} = 4 mA)
- VOLTAGE REFERENCE
 - Adjustable Output Voltage...V_{REF} to 36 V
 - Sink Current Capability...1 mA to 100 mA
 - 0.4% (A Grade) and 1% (Standard Grade)
 Precision
 - Latch-Up Immunity

DESCRIPTION/ORDERING INFORMATION

The TSM102 and TMS102A combine the building blocks of a dual operational amplifier, a dual comparator, and a precision voltage reference, all of which often are used to implement a wide variety of power-management functions, including overcurrent detection, undervoltage/overvoltage detection, power-good detection, window comparators, error amplifiers, etc. Additional applications include alarm and detector/sensor applications.

The TSM102A offers a tight V_{REF} tolerance of 0.4% at 25°C. The TSM102 and TSM102A are characterized for operation from -40°C to 85°C.

| ORDERING | INFORMA | TION | |
|----------|---------|------|--|
| | | | |

| T _A | MAX V _{REF} TOLERANCE (25°C) | PACK | (AGE ⁽¹⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|--|------------|---------------------|-----------------------|------------------|
| | | SOIC – D | Tube of 75 | TSM102AID | TSM102AI |
| | A grade: | 50IC - D | Reel of 2500 | TSM102AIDR | TSIMTUZAI |
| | 0.4% precision | TSSOP – PW | Tube of 90 | TSM102AIPW | SN102AI |
| –40°C to 85°C | | 1330P - PW | Reel of 2000 | TSM102AIPWR | SINTUZAI |
| -40 C 10 85 C | | SOIC – D | Tube of 75 | TSM102ID | TSM102I |
| | Standard grade: | 50IC - D | Reel of 2500 | TSM102IDR | 151011021 |
| | 1% precision | TSSOP – PW | Tube of 90 | TSM102IPW | - SN102I |
| | | 1330P - PW | Reel of 2000 | TSM102IPWR | - SIN1021 |


(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

APPLICATIONS

- Switch-Mode Power Supplies
- Battery Chargers
- Voltage and Current Sensing
- Power-Good, Overvoltage, Undervoltage, Overcurrent Detection
- Window Comparators
- Alarms, Detectors, and Sensors



SLVS602-MARCH 2006

Absolute Maximum Ratings⁽¹⁾

over free-air temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|------------------|---|------------|------|-----|------|
| V _{CC} | Supply voltage | | | 36 | V |
| V_{ID} | Input differential voltage | | | 36 | V |
| VI | Input voltage range | | -0.3 | 36 | V |
| I _{KA} | Voltage reference cathode current | | | 100 | mA |
| 0 | Package thermal impedance ⁽²⁾⁽³⁾ | D package | | 73 | °C/W |
| θ_{JA} | Fackage merman impedance (-), (9) | PW package | | 108 | C/W |
| TJ | Maximum junction temperature | | | 150 | °C |
| T _{stg} | Storage temperature range | | -65 | 150 | °C |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) - T_A)/θ_{JA}. Selecting the maximum of 150°C can affect reliability.
 (3) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

| | | MIN | MAX | UNIT |
|---------------------|---------------------------------------|------------------|---------------------|------|
| $V_{CC+} - V_{CC-}$ | Supply voltage | 3 | 30 | V |
| V _{ID} | Comparator differential input voltage | | $V_{CC+} - V_{CC-}$ | V |
| V _{KA} | Cathode-to-anode voltage | V _{REF} | 36 | V |
| I _K | Reference cathode current | 1 | 100 | mA |
| T _A | Operating free-air temperature | -40 | 85 | °C |

Total Device Electrical Characteristics

| | PARAMETER | TEST CONDITIONS | T _A | MIN | TYP | MAX | UNIT |
|-----|---------------------------------------|---|----------------|-----|-----|-----|------|
| | Total supply current, | | 25°C | | 0.8 | 1.5 | m (|
| 'C' | c excluding reference cathode current | $V_{CC+} = 5 V$, $V_{CC-} = 0 V$, No load | Full range | | | 2 | mA |

SLVS602-MARCH 2006

Operational Amplifier Electrical Characteristics

 $V_{\rm CC+}$ = 5 V, $V_{\rm CC-}$ = GND, R1 connected to $V_{\rm CC}/2$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIO | NS | T _A | MIN | TYP | MAX | UNIT |
|------------------|--------------------------------|---|-----------|----------------|-------------------|------|------------------------|--------------------|
| V | Input offect voltage | | | 25°C | | 1 | 4.5 | mV |
| V _{IO} | Input offset voltage | | | Full range | | | 6.5 | mv |
| αV_{IO} | Input offset voltage drift | | | 25°C | | 10 | | μV/°C |
| | Input offect ourrent | | | 25°C | | 5 | 20 | nA |
| I _{IO} | Input offset current | | | Full range | | | 40 | ΠA |
| | Input biog gurrent | | | 25°C | | 20 | 100 | ~^ |
| I _{IB} | Input bias current | | | | | | 200 | nA |
| • | | V _{CC+} = 30 V, R1 = 10 kΩ, | | 25°C | 50 | 100 | | \//ma\/ |
| A _{VD} | Large-signal voltage gain | $V_0 = 5 V \text{ to } 25 V$ | | Full range | 25 | | | V/mV |
| k _{SVR} | Supply-voltage rejection ratio | $V_{CC+} = 5 V \text{ to } 30 V$ | | 25°C | 80 | 100 | | dB |
| | | | | 25°C | V _{CC-} | | V _{CC+} – 1.8 | V |
| VICM | Input common-mode voltage | | | Full range | V _{CC} - | | V _{CC+} – 2.2 | V |
| CMRR | Common-mode rejection ratio | $V_{CC+} = 30 \text{ V},$ $V_{ICM} = 0 \text{ V to } V_{CC+} - 1.8 \text{ V}$ | | 25°C | 70 | 90 | | dB |
| | Chart circuit ourrent | | Source | 25°C | 3 | 6 | | ~ ^ |
| I _{SC} | Short-circuit current | $V_{ID} = \pm 1 V, V_{O} = 2.5 V$ | Sink | 25'0 | 3 | 6 | | mA |
| | | V 20 V D 40 HO | | 25°C | 27 | 28 | | V |
| V _{OH} | High-level output voltage | $V_{CC+} = 30 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega$ | | Full range | 26 | | | V |
| \ <i>\</i> | | D 40.60 | | 25°C | | 130 | 170 | |
| V _{OL} | Low-level output voltage | $R_L = 10 \ k\Omega$ | | Full range | | | 200 | mV |
| SR | Slew rate | $ \begin{array}{c} V_{CC} = \pm 15 \ V, \ C_L = 100 \ pF, \\ V_I = \pm 10 \ V, \ R_L = 10 \ k\Omega \end{array} $ | | 25°C | 1.3 | 2 | | V/µs |
| GBW | Gain bandwidth product | $R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}, \text{ f}$ | = 100 kHz | 25°C | 1.4 | 2.1 | | MHz |
| Φm | Phase margin | $R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$ | | 25°C | | 45 | | 0 |
| THD | Total harmonic distortion | | | 25°C | | 0.01 | | % |
| Vn | Equivalent input noise voltage | f = 1 kHz | | 25°C | | 19 | | nV/√ Hz |



SLVS602-MARCH 2006

Comparator Electrical Characteristics

 $V_{CC+} = 5 \text{ V}, V_{CC-} = \text{GND} \text{ (unless otherwise noted)}$

| | PARAMETER | TEST CONDITIONS | T _A | MIN | TYP | MAX | UNIT |
|-------------------------|--|--|----------------|-----|-----|------------------------|------|
| V | Input offset voltage | | 25°C | | | 5 | mV |
| V _{IO} | input onset voltage | | Full range | | | 9 | mv |
| V _{ID} | Comparator differential input voltage | | Full range | | | V _{CC+} | V |
| 1 | Input offect ourrent | | 25°C | | | 50 | nA |
| I _{IO} | Input offset current | | Full range | | | 150 | ΠA |
| | lanut hing automat | | 25°C | | | 250 | - 1 |
| I _{IB} | Input bias current | | Full range | | | 400 | nA |
| 1 | I link laurel eutrout europet | V 4.V. V 20.V | 25°C | | 0.1 | | nA |
| I _{OH} | High-level output current | $V_{ID} = 1 V, V_{CC} = V_{O} = 30 V$ | Full range | | | 1 | μΑ |
| V | | | 25°C | | 250 | 400 | mV |
| V _{OL} | Low-level output voltage | $V_{ID} = -1 V$, $I_{sink} = 4 mA$ | Full range | | | 700 | mv |
| A _{VD} | Large-signal voltage gain | $V_{CC+} = 15$ V, R1 = 15 kΩ, V _O = 1 V to 11 V | 25°C | | 200 | | V/mV |
| I _{sink} | Output sink current | $V_{O} = 1.5 \text{ V}, V_{ID} = -1 \text{ V}$ | 25°C | 6 | 16 | | mA |
| | Input common-mode | | 25°C | 0 | | V _{CC+} – 1.5 | V |
| V _{ICM} | voltage range | | Full range | 0 | | $V_{CC+} - 2$ | v |
| t _{RESP} | Response time ⁽¹⁾ | R1 = 5.1 k Ω to V _{CC+} , V _{REF} = 1.4 V | 25°C | | 1.3 | | μs |
| t _{RESP,large} | Large-signal response time | R1 = 5.1 k Ω to V _{CC+} , V _{REF} = 1.4 V, V _I = TTL | 25°C | | 300 | | ns |

(1) The response-time specification is for 100-mV input step with 5-mV overdrive. For larger overdrive signals, 300 ns can be obtained.


SLVS602-MARCH 2006


Voltage-Reference Electrical Characteristics

| | PARAMETER | | TEST CONDITIONS | T _A | MIN | TYP | MAX | UNIT |
|--|---|---------|--|----------------|-------|------|-------|--------|
| V | Reference voltage ⁽¹⁾ | TSM102 | $V_{KA} = V_{REF}, I_K = 10 \text{ mA},$ | 25°C | 2.475 | 2.5 | 2.525 | V |
| V _{REF} | Reference vollage | TSM102A | See Figure 1 | 25°C | 2.49 | 2.5 | 2.51 | v |
| ΔV_{REF} | Reference input voltage over temperature range | | $V_{KA} = V_{REF}$, $I_K = 10$ mA, See Figure 1 | Full range | | 7 | 30 | mV |
| $\frac{\Delta V_{\text{REF}}}{\Delta T}$ | Average temperature coefficient of reference input voltage ⁽²⁾ | | $V_{KA} = V_{REF}$, $I_K = 10 \text{ mA}$ | Full range | | ±22 | ±100 | ppm/°C |
| $\frac{\Delta V_{\text{REF}}}{\Delta V_{\text{KA}}}$ | Ratio of change in reference voltage to change in cathode voltage | | V_{KA} = 3 V to 36 V, I _K = 10 mA, See Figure 2 | 25°C | | -1.1 | -2 | mV/V |
| | Defenses insut summer | | $I_{K} = 10 \text{ mA}, \text{R1} = 10 \text{ k}\Omega, \text{R2} = \infty,$ | 25°C | | 1.5 | 2.5 | |
| I _{REF} | Reference input current | | See Figure 2 | Full range | | | 3 | μA |
| ΔI_{REF} | Reference input current deviation over temperature range | | I_{K} = 10 mA, R1 = 10 k Ω , R2 = ∞ , See Figure 2 | Full range | | 0.5 | 1 | μA |
| I _{min} | Minimum cathode current for regulation | | V _{KA} = V _{REF} , See Figure 1 | 25°C | | 0.5 | 1 | mA |
| I _{K,OFF} | Off-state cathode current | | See Figure 3 | 25°C | | 180 | 500 | nA |

ΔV_{REF} is defined as the difference between the maximum and minimum values obtained over the full temperature range. ΔV_{REF} = V_{REF(MAX)} - V_{REF(MIN)}
 The temperature coefficient is defined as the slopes (positive and negative) of the voltage vs temperature limits within which the

reference voltage is specified.






SLVS602-MARCH 2006



PARAMETER MEASUREMENT INFORMATION








Figure 2. Test Circuit for $V_{KA} > V_{REF}$




Figure 3. Test Circuit for I_{OFF}





SLVS602-MARCH 2006


TYPICAL CHARACTERISTICS

AMPLIFIER TOTAL HARMONIC DISTORTION

Figure 4.










Figure 5.

V_{REF} STABILITY VS CAPACITANCE





Figure 7.

Figure 6.

SLVS602-MARCH 2006



TYPICAL CHARACTERISTICS (continued)





PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|-----------------|-------------------------------|--------------------|--------------|-------------------------|---------|
| | . , | | | | | | (6) | ., | | | |
| TSM102AIDR | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TSM102AI | Samples |
| TSM102AIPW | ACTIVE | TSSOP | PW | 16 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | SN102AI | Samples |
| TSM102AIPWR | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | SN102AI | Samples |
| TSM102ID | ACTIVE | SOIC | D | 16 | 40 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TSM102I | Samples |
| TSM102IDR | ACTIVE | SOIC | D | 16 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TSM102I | Samples |
| TSM102IPWR | ACTIVE | TSSOP | PW | 16 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | SN102I | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

*All dimensions are nominal

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TSM102AIDR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| TSM102AIPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TSM102IDR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| TSM102IPWR | TSSOP | PW | 16 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TSM102AIDR | SOIC | D | 16 | 2500 | 356.0 | 356.0 | 35.0 |
| TSM102AIPWR | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |
| TSM102IDR | SOIC | D | 16 | 2500 | 356.0 | 356.0 | 35.0 |
| TSM102IPWR | TSSOP | PW | 16 | 2000 | 356.0 | 356.0 | 35.0 |

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TSM102AIPW | PW | TSSOP | 16 | 90 | 530 | 10.2 | 3600 | 3.5 |
| TSM102ID | D | SOIC | 16 | 40 | 506.6 | 8 | 3940 | 4.32 |

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated