# A BROADCOM®

### **ACPL-M61U-000E**

#### **Wide Operating Temperature 10MBd Digital Optocoupler R2Coupler™ Isolation**

#### **Description**

The Broadcom® ACPL-M61U is a small outline wide operating temperature, high CMR, high speed, logic gate optocoupler. It is a single channel device in a five lead miniature footprint.

The ACPL-M61U optically coupled gates combine a AlGaAs light emitting diode and an integrated high gain photo detector. The output of the detector IC is an Open-collector Schottky-clamped transistor. The internal shield provides a guaranteed minimum common mode transient immunity specification of 10,000 V/ $\mu$ s at V<sub>CM</sub> = 1000V.

This optocoupler is suitable for use in industrial high speed communications logic interfacing with low propagation delays, input/output buffering and is recommended for use in high operating temperature environment.

This unique design provides maximum AC and DC circuit isolation while achieving TTL compatibility. The optocoupler AC and DC operational parameters are guaranteed from  $-40^{\circ}$ C to 125 $^{\circ}$ C.

Broadcom  $R^2$ Coupler<sup> $m$ </sup> isolation products provide the reinforced insulation and reliability needed for critical in automotive and high temperature industrial applications

#### **Features**

- High temperature and reliability CANBus communication interface for industrial application.
- Minimum 10 kV/μs high common-mode rejection at  $V_{CM}$  = 1000 V
- Compact, auto-insertable SO-5 packages
- Wide temperature range:  $-40^{\circ}$ C ~ 125°C
- High speed: 10 Mbaud (Typical)
- $\blacksquare$  Low LED drive current: 6.5 mA (typ.)
- Low propagation delay: 100 ns (max.)
- Worldwide safety approval:
	- UL 1577, 3750 V<sub>RMS</sub> / 1 minute
	- $-$  CSA File CA88324, Notice #5
	- IEC/EN/DIN EN 60747-5-5 (for Option x60E)

#### **Applications**

- CANBus communications interface
- High-temperature digital signal isolation
- **Microcontroller interface**
- Digital isolation for A/D and D/A conversion

**CAUTION!** Take normal static precautions in handling and assembly of this component to prevent damage, degradation, or both that may be induced by ESD.

#### **Functional Block Diagram**



**NOTE:** A 0.1-µF bypass capacitor must be connected between pins 4 and 6.

#### **Schematic**



### **Ordering Information**



To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACPL-M61U-500E describes a device with a surface mount SO-5 package; delivered in tape and reel with 1500 parts per reel; and full RoHS compliance.

Example 2:

ACPL-M61U-000E describes a device with a surface mount SO-5 package; delivered in tube packaging; and full RoHS compliance.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

### **Package Outline Drawings**

#### **ACPL-M61U-000E Small Outline SO-5 Package (JEDEC MO-155)**



NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.

### **Reflow Soldering Profile**

The recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Use non-halide flux.

### **Regulatory Information**

The ACPL-M71U and ACPL-M72U are approved by the following organizations.



### **IEC/EN/DIN EN 60747-5-5 Insulation Characteristics (Option x60E)**



<span id="page-3-0"></span>a. Refer to the optocoupler section of the *Isolation and Control Components Designer's Catalog*, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-5) for a detailed description of Method a and Method b partial discharge test profiles.

#### **Insulation and Safety Related Specifications**



### **Absolute Maximum Ratings**



### **Recommended Operating Conditions**



a. The off condition can also be guaranteed by ensuring that V<sub>F</sub>(off) ≤ 0.8V.

## **Electrical Specifications (DC)**



Over recommended operating temperature  $T_A = -40^{\circ}C$  to +125°C, unless otherwise specified.

a. All typical specifications are at  $T_A = 25^{\circ}$ C, V<sub>CC</sub> = 5V.

### **Package Characteristics**



### **Switching Specifications**

Over recommended temperature T<sub>A</sub> = –40°C to +125°C, V<sub>CC</sub> = 5.0V, I<sub>F</sub> = 6.5 mA unless otherwise specified.



a. All typicals at  $T_A = 25^{\circ}$ C, V<sub>CC</sub> = 5V.

#### **NOTE:**

- 1. Bypassing of the power supply line is required with a 0.1 μF ceramic disc capacitor adjacent to each optocoupler. The total lead length between both ends of the capacitor and the isolator pins should not exceed 10 mm.
- 2. Peaking circuits may produce transient input currents up to 40 mA, 50 ns maximum pulse width, provided average current does not exceed 20 mA.
- 3. Device considered a two terminal device: pins 1 and 3 shorted together and pins 4, 5 and 6 shorted together.
- 4. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 4500V<sub>RMS</sub> for 1 second (leakage detection current limit,  $I<sub>1-O</sub> ≤ 5 μA$ ).
- <span id="page-7-4"></span>5. The t<sub>PLH</sub> propagation delay is measured from 3.25 mA point on the falling edge of the input pulse to the 1.5V point on the rising edge of the output pulse.
- <span id="page-7-3"></span>6. The t<sub>PHI</sub> propagation delay is measured from 3.25 mA point on the rising edge of the input pulse to the 1.5V point on the falling edge of the output pulse.
- <span id="page-7-7"></span>7. CM<sub>H</sub> is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state (for example,  $V_{\text{OUT}}$  > 2.0V).
- <span id="page-7-9"></span>8.  $\,$  CM $_{\rm L}$  is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state (for example,  $V_{OUT}$  < 0.8V).
- <span id="page-7-8"></span>9. For sinusoidal voltages,  $(|dV_{CM}|/dt)$ max = πf<sub>CM</sub>V<sub>CM</sub>(p-p).
- <span id="page-7-5"></span>10. See application section [Propagation Delay, Pulse-Width Distortion, and Propagation Delay Skew](#page-11-1) for more information.
- <span id="page-7-6"></span>11. t<sub>PSK</sub> is equal to the worst case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be seen between units at any given temperature within the worst case operating condition range.
- <span id="page-7-0"></span>12. Input current derates linearly above 85°C free-air temperature at a rate of 0.25 mA/°C.
- <span id="page-7-1"></span>13. Input power derates linearly above 85°C free-air temperature at a rate of 0.375 mW/°C.
- <span id="page-7-2"></span>14. Output power derates linearly above 85°C free-air temperature at a rate of 0.475 mW/°C.





<span id="page-8-3"></span>**Figure 5: Low Level Output Current vs. Temperature**



#### <span id="page-8-1"></span>**Figure 1: High Level Output Current vs. Temperature Figure 2: Low Level Output Voltage vs. Temperature**

<span id="page-8-2"></span>

<span id="page-8-4"></span>

<span id="page-8-0"></span>

#### <span id="page-9-0"></span>**Figure 6: Test Circuit for t<sub>PHL</sub> and t<sub>PLH</sub>**







<span id="page-9-3"></span>



<span id="page-9-1"></span>Figure 7: Propagation Delay vs. Temperature **Figure 8: Propagation Delay vs. Pulse Input Current** 

<span id="page-9-2"></span>

<span id="page-9-4"></span>



#### <span id="page-10-1"></span>**Figure 11: Test Circuit for Common Mode Transient Immunity and Typical Waveforms**



<span id="page-10-0"></span>



**Figure 13: Recommended TTL/LSTTL to TTL/LSTTL Interface Circuit**



### <span id="page-11-1"></span>**Propagation Delay, Pulse-Width Distortion, and Propagation Delay Skew**

Propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high  $(t_{PIH})$  is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low  $(t_{PHI})$  is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low (see [Figure 6\)](#page-9-0).

Pulse-width distortion (PWD) results when  $t_{PLH}$  and  $t_{PHL}$ differ in value. PWD is defined as the difference between  $t_{PIH}$  and  $t_{PHI}$  and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20% to 30% of the minimum pulse width is tolerable; the exact figure depends on the particular application (RS232, RS422, T-1, and so forth).

Propagation delay skew,  $t_{PSK}$ , is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delays is large enough, it will determine the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either t<sub>PLH</sub> or t<sub>PHL</sub>, for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in [Figure 14](#page-11-0), if the inputs of a group of optocouplers are switched either ON or OFF at the same time,  $t_{PSK}$  is the difference between the shortest propagation delay, either  $t_{PLH}$  or  $t_{PHL}$ , and the longest propagation delay, either  $t_{PLH}$  or  $t_{PHL}$ .

As mentioned earlier,  $t_{PSK}$  can determine the maximum parallel data transmission rate. [Figure 15](#page-12-0) shows the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers. The figure shows data and clock signals at the inputs and

outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signal are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. [Figure 15](#page-12-0) shows that there will be uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all of the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice  $t_{PSK}$ . A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The  $t_{PSK}$ -specified optocouplers offer the advantages of guaranteed specifications for propagation delays, pulsewidth distortion and propagation delay skew over the recommended temperature, and input current, and power supply ranges.

#### <span id="page-11-0"></span>**Figure 14: Illustration of Propagation Delay Skew - t<sub>PSK</sub>**



#### <span id="page-12-0"></span>**Figure 15: Parallel Data Transmission Example**



Copyright © 2005-2023 Broadcom. All Rights Reserved. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries. For more information, go to [www.broadcom.com](http://www.broadcom.com). All trademarks, trade names, service marks, and logos referenced herein belong to their respective companies.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design. Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.



