# **8-Bit Bus Switch**

The ON Semiconductor 74FST3244 is an 8-bit, high performance switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low  $R_{\rm ON}$  and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

The device consists of two 4-bit switches with separate Output/Enable  $(\overline{OE})$  pins. Port A is connected to Port B when  $\overline{OE}$  is low. If  $\overline{OE}$  is high, the switch is high Z.

## **Features**

- $R_{ON} < 4 \Omega$  Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin-For-Pin Compatible with QS3244, FST3244, CBT3244
- All Popular Packages: QSOP-20, TSSOP-20, SOIC-20
- All Devices in Package TSSOP are Inherently Pb-Free\*




Figure 1. 20-Lead Pinout

## TRUTH TABLE

| Inp             | outs 🕡          | Inputs/ | Outputs |
|-----------------|-----------------|---------|---------|
| OE <sub>1</sub> | OE <sub>2</sub> | 1A, 1B  | 2A, 2B  |
| L               | L               | 1A = 1B | 2A = 2B |
| L               | Н               | 1A = 1B | Z       |
| Н               | L               | Z       | 2A = 2B |
| Н               | Н               | Z       | Z       |

1



## ON Semiconductor®

http://onsemi.com




## SOIC-20 DW SUFFIX CASE 751D



FST3244 AWLYYWW O



TSSOP-20 DT SUFFIX CASE 948E





QSOP-20 QS SUFFIX CASE 492A

| 20          |
|-------------|
| FST3244     |
| O AWLYWW    |
| 18888888888 |

A = Assembly Location
L, WL = Wafer Lot
Y = Year
W, WW = Work Week

## PIN NAMES

| Pin                                   | Description        |
|---------------------------------------|--------------------|
| $\overline{OE}_1$ , $\overline{OE}_2$ | Bus Switch Enables |
| 1A, 2A                                | Bus A              |
| 1B, 2B                                | Bus B              |

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 2. Logic Diagram

## **ORDERING INFORMATION**

| Device Order Number | Package                | Shipping <sup>†</sup>    |
|---------------------|------------------------|--------------------------|
| 74FST3244DW         | SOIC-20                | 55 Units / Rail          |
| 74FST3244DWR2       | SOIC-20                | 1000 Units / Tape & Reel |
| 74FST3244DT         | TSSOP-20*<br>(Pb-Free) | 75 Units / Rail          |
| 74FST3244DTR2       | TSSOP-20*<br>(Pb-Free) | 2500 Units / Tape & Reel |
| 74FST3244QS         | QSOP-20                | 55 Units / Rail          |
| 74FST3244QSR        | QSOP-20                | 2500 Units / Tape & Reel |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*This package is inherently Pb–Free.

### **MAXIMUM RATINGS**

| Symbol               | Parameter  | Value                | Unit |
|----------------------|--|----------------------|------|
| V <sub>CC</sub>      | DC Supply Voltage  | -0.5 to +7.0         | V    |
| VI                   | DC Input Voltage   | -0.5 to +7.0         | V    |
| Vo                   | DC Output Voltage  | -0.5 to +7.0         | V    |
| I <sub>IK</sub>      | DC Input Diode Current $V_1 < GND$                                       | -50                  | mA   |
| I <sub>OK</sub>      | DC Output Diode Current $V_{O} < GND$                                    | -50                  | mA   |
| Io                   | DC Output Sink Current   | 128                  | mA   |
| I <sub>CC</sub>      | DC Supply Current per Supply Pin   | ± 100                | mA   |
| I <sub>GND</sub>     | DC Ground Current per Ground Pin   | ± 100                | mA   |
| T <sub>STG</sub>     | Storage Temperature Range  | -65 to +150          | °C   |
| T <sub>L</sub>       | Lead Temperature, 1 mm from Case for 10 Seconds                          | 260                  | °C   |
| $T_J$                | Junction Temperature Under Bias  | + 150                | °C   |
| $\theta_{\sf JA}$    | Thermal Resistance (Note 1)  SOIC TSSOP QSOP                             | 96<br>128<br>200     | °C/W |
| MSL                  | Moisture Sensitivity   | Level 1              |      |
| F <sub>R</sub>       | Flammability Rating Oxygen Index: 28 to 34                               | UL 94 V-0 @ 0.125 in |      |
| V <sub>ESD</sub>     | ESD Withstand Voltage Human Body Model (Note 2) Machine Model (Note 3)   | >2000<br>>200        | V    |
| I <sub>Latchup</sub> | Latchup Performance Above V <sub>CC</sub> and Below GND at 85°C (Note 4) | ±500                 | mA   |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- newice reliability.

  1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.

  2. Tested to EIA/JESD22-A114-A.

  3. Tested to EIA/JESD22-A115-A.

  4. Tested to EIA/JESD78.

  RECOMMENDED OPERATING CONDITIONS

| Symbol          | Parameter  | Min    | Max             | Unit |
|-----------------|--|--------|-----------------|------|
| V <sub>CC</sub> | Supply Voltage Operating, Data Retention Only                      | 4.0    | 5.5             | V    |
| VI              | Input Voltage (Note )  | 0      | 5.5             | V    |
| V <sub>O</sub>  | Output Voltage (HIGH or LOW State)                                 | 0      | V <sub>CC</sub> | V    |
| T <sub>A</sub>  | Operating Free-Air Temperature                                     | -40    | +85             | °C   |
| Δt/ΔV           | Input Transition Rise or Fall Rate Switch Control Input Switch I/O | 0<br>0 | 5<br>DC         | ns/V |

<sup>5.</sup> Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level.

## DC ELECTRICAL CHARACTERISTICS

|                 |                                       |  | V <sub>cc</sub> | T <sub>A</sub> = - | 40°C to | +85°C |      |
|-----------------|---------------------------------------|--|-----------------|--------------------|---------|-------|------|
| Symbol          | Parameter                             | Conditions   | (V)             | Min                | Тур*    | Max   | Unit |
| V <sub>IK</sub> | Clamp Diode Resistance                | $I_{IN} = -18mA$   | 4.5             |                    |         | -1.2  | V    |
| V <sub>IH</sub> | High-Level Input Voltage              |  | 4.0 to 5.5      | 2.0                |         |       | ٧    |
| V <sub>IL</sub> | Low-Level Input Voltage               |  | 4.0 to 5.5      |                    |         | 0.8   | V    |
| lį              | Input Leakage Current                 | $0\leqV_{IN}\leq5.5\;V$  | 5.5             |                    |         | ±1.0  | μΑ   |
| l <sub>OZ</sub> | OFF-STATE Leakage Current             | $0 \le A, B \le V_{CC}$  | 5.5             |                    |         | ±1.0  | μΑ   |
| R <sub>ON</sub> | Switch On Resistance (Note 6)         | $V_{IN} = 0 \text{ V}, I_{IN} = 64 \text{ mA}$                 | 4.5             |                    | 4       | 7     | Ω    |
|                 |                                       | $V_{IN} = 0 \text{ V}, I_{IN} = 30 \text{ mA}$                 | 4.5             |                    | 4       | 7     | ]    |
|                 |                                       | V <sub>IN</sub> = 2.4 V, I <sub>IN</sub> = 15 mA               | 4.5             |                    | 8       | 15    |      |
|                 |                                       | V <sub>IN</sub> = 2.4 V, I <sub>IN</sub> = 15 mA               | 4.0             |                    | 11      | 20    |      |
| I <sub>CC</sub> | Quiescent Supply Current              | V <sub>IN</sub> = V <sub>CC</sub> or GND, I <sub>OUT</sub> = 0 | 5.5             |                    |         | 3     | μΑ   |
| $\Delta I_{CC}$ | Increase In I <sub>CC</sub> per Input | One input at 3.4 V, Other inputs at $V_{CC}$ or GND            | 5.5             |                    |         | 2.5   | mA   |

## **AC ELECTRICAL CHARACTERISTICS**

|  |                                   |   | C       | <b>F</b>              | Limit<br><sub>A</sub> = −40°C |                   |      |      |
|--|-----------------------------------|---|---------|-----------------------|-------------------------------|-------------------|------|------|
|  |                                   |   | 05      | V <sub>CC</sub> = 4.5 |                               | V <sub>CC</sub> = |      |      |
| Symbol                                 | Parameter                         | Conditions  | Figures | Min                   | Max                           | Min               | Max  | Unit |
| t <sub>PHL</sub> ,<br>t <sub>PLH</sub> | Prop Delay Bus to Bus<br>(Note 7) | V <sub>I</sub> = OPEN   | 3 and 4 | ILI                   | 0.25                          |                   | 0.25 | ns   |
| t <sub>PZH</sub> ,<br>t <sub>PZL</sub> | Output Enable Time                | V <sub>I</sub> = 7 V for t <sub>PZL</sub><br>V <sub>I</sub> = OPEN for t <sub>PZH</sub> | 3 and 4 | 1.0                   | 5.6                           |                   | 6.1  | ns   |
| t <sub>PHZ</sub> ,<br>t <sub>PLZ</sub> | Output Disable Time               | $V_I = 7 \text{ V for } t_{PLZ}$<br>$V_I = \text{OPEN for } t_{PHZ}$                    | 3 and 4 | 1.5                   | 6.2                           |                   | 5.6  | ns   |

<sup>7.</sup> This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

## **CAPACITANCE** (Note 8)


| Symbol           | Parameter                     | Conditions                              | Тур | Max | Unit |
|------------------|-------------------------------|---|-----|-----|------|
| C <sub>IN</sub>  | Control Pin Input Capacitance | V <sub>CC</sub> = 5.0 V                 | 3   |     | pF   |
| C <sub>I/O</sub> | Input/Output Capacitance      | V <sub>CC</sub> , <del>OE</del> = 5.0 V | 5   |     | pF   |

<sup>8.</sup>  $T_A = +25$  °C, f = 1 MHz, Capacitance is characterized but not tested.

<sup>\*</sup>Typical values are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.

6. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

## **AC Loading and Waveforms**



### NOTES:

- 1. Input driven by 50  $\Omega$  source terminated in 50  $\Omega$ .
- 2. CL includes load and stray capacitance.
- $*C_L = 50 pF$

Figure 3. AC Test Circuit




Figure 4. Propagation Delays





Figure 5. Enable/Disable Delays

### PACKAGE DIMENSIONS


## SOIC-20 **DW SUFFIX** CASE 751D-05 ISSUE G



- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES
  PER ASME Y14.5M, 1994.
  DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

|   |     | MILLIMETERS |       |  |  |
|---|-----|-------------|-------|--|--|
| ı | DIM | MIN         | MAX   |  |  |
| 4 | Α   | 2.35        | 2.65  |  |  |
|   | A1  | 0.10        | 0.25  |  |  |
|   | В   | 0.35        | 0.49  |  |  |
|   | U   | 0.23        | 0.32  |  |  |
|   | D   | 12.65       | 12.95 |  |  |
|   | Е   | 7.40        | 7.60  |  |  |
|   | e   | 1.27        | BSC   |  |  |
| d | H   | 10.05       | 10.55 |  |  |
| 4 | h   | 0.25        | 0.75  |  |  |
| Ь | ٦   | 0.50        | 0.90  |  |  |
|   | θ   | 0 °         | 7°    |  |  |

# TSSOP-20 DT SUFFIX CASE 948E-02 ISSUE B



-T- SEATING

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER.
- 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER
- SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE SIDE
- 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.


  6. TERMINAL NUMBERS ARE SHOWN
- FOR REFERENCE ONLY.

  7. DIMENSION A AND B ARE TO BE
- DETERMINED AT DATUM PLANE -W-.

|     | MILLIN | IETERS | INC       | HES   |
|-----|--------|--------|-----------|-------|
| DIM | MIN    | MAX    | MIN       | MAX   |
| Α   | 6.40   | 6.60   | 0.252     | 0.260 |
| В   | 4.30   | 4.50   | 0.169     | 0.177 |
| C   |        | 1.20   |           | 0.047 |
| D   | 0.05   | 0.15   | 0.002     | 0.006 |
| F   | 0.50   | 0.75   | 0.020     | 0.030 |
| G   | 0.65   | BSC    | 0.026     | BSC   |
| Н   | 0.27   | 0.37   | 0.011     | 0.015 |
| J   | 0.09   | 0.20   | 0.004     | 0.008 |
| J1  | 0.09   | 0.16   | 0.004     | 0.006 |
| K   | 0.19   | 0.30   | 0.007     | 0.012 |
| K1  | 0.19   | 0.25   | 0.007     | 0.010 |
| L   | 6.40   | BSC    | 0.252 BSC |       |
| M   | 0°     | 8°     | 0°        | 8°    |

## PACKAGE DIMENSIONS

## QSOP-20 QS SUFFIX CASE 492A-01 ISSUE O




#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
  - CONTROLLING DIMENSION: INCH.
- 2. OON THO CHIND O MINISTON, INDIT.

  3. THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS DRAWING.
- PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER SIDE
- BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D.

|     | INC    | HES    | MILLIMETERS |       |
|-----|--------|--------|-------------|-------|
| DIM | MAX    | MIN    | MAX         | MIN   |
| Α   | 0.337  | 0.344  | 8.56        | 8.74  |
| В   | 0.150  | 0.157  | 3.81        | 3.99  |
| С   | 0.061  | 0.068  | 1.55        | 1.73  |
| D   | 0.008  | 0.012  | 0.20        | 0.31  |
| F   | 0.016  | 0.035  | 0.41        | 0.89  |
| G   | 0.025  | BSC    | 0.64        | BSC   |
| H   | 0.008  | 0.018  | 0.20        | 0.46  |
| J   | 0.0098 | 0.0075 | 0.249       | 0.191 |
| K   | 0.004  | 0.010  | 0.10        | 0.25  |
| L   | 0.230  | 0.244  | 5.84        | 6.20  |
| M   | 0°     | 8 °    | 0°          | 8°    |
| N   | 0°     | 7°     | 0°          | 7°    |
| P   | 0.052  | 0.062  | 1.32        | 1.58  |
| Q   | 0.035  | DIA    | 0.89 DIA    |       |
| R   | 0.035  | 0.045  | 0.89        | 1.14  |
| U   | 0.035  | 0.045  | 0.89        | 1.14  |
| ٧   | 0 °    | 8°     | 0°          | 8 °   |



ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative