

Microcontrollers



Edition 2006-08

Published by
Infineon Technologies AG
81726 München, Germany

© Infineon Technologies AG 2006.
All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

# XC161CS-32F

16-Bit Single-Chip Microcontroller with C166SV2 Core

Microcontrollers





#### XC161

Revision History: V1.2, 2006-08

Previous Version(s):

V1.1, 2005-06 V1.0, 2004-11

Page	Subjects (major changes since last revision)
12	Description of the TRST signal modified.
17	Footnote added about pins XTAL1/XTAL3 belonging to $V_{\mathrm{DDI}}$ power domain.
21	Emulation Program SRAM (EPSRAM) introduced in the memory map.
50	Instructions Set Summary improved.
<b>57</b>	Footnote added about amplitude at XTAL1 pin.
82	Green package added.
82	Thermal Resistance: $R_{THA}$ replaced by $R_{\ThetaJC}$ and $R_{\ThetaJL}$ because $R_{THA}$ strongly depends on the external system (PCB, environment). $P_{DISS}$ removed, because no static parameter, but derived from thermal resistance.

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com

Data Sheet V1.2, 2006-08



# **Table of Contents**

# **Table of Contents**

1	Summary of Features4
<b>2</b> 2.1 2.2	General Device Information       7         Introduction       7         Pin Configuration and Definition       8
3 3.1 3.2 3.3 3.4 3.5 3.6 3.7	Functional Description19Memory Subsystem and Organization20External Bus Controller22Central Processing Unit (CPU)24Interrupt System26On-Chip Debug Support (OCDS)31Capture/Compare Units (CAPCOM1/2)32General Purpose Timer (GPT12E) Unit35Real Time Clock39
3.9 3.10 3.11 3.12 3.13 3.14 3.15 3.16 3.17 3.18	A/D Converter Asynchronous/Synchronous Serial Interfaces (ASC0/ASC1) High Speed Synchronous Serial Channels (SSC0/SSC1) TwinCAN Module IIC Bus Module Watchdog Timer Clock Generation Parallel Ports Power Management Instruction Set Summary  41  42  44  45  46  47  48  49  49  49  40  40  40  40  40  40  40
4.1 4.2 4.3 4.4 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5	Electrical Parameters53General Parameters53DC Parameters56Analog/Digital Converter Parameters62AC Parameters65Definition of Internal Timing65On-chip Flash Operation69External Clock Drive XTAL170Testing Waveforms71External Bus Timing72
<b>5</b> 5.1 5.2	Package and Reliability82Packaging82Flash Memory Parameters84



# 16-Bit Single-Chip Microcontroller with C166SV2 Core XC166 Family

XC161

# 1 Summary of Features

- High Performance 16-bit CPU with 5-Stage Pipeline
  - 25 ns Instruction Cycle Time at 40 MHz CPU Clock (Single-Cycle Execution)
  - 1-Cycle Multiplication (16 × 16 bit), Background Division (32 / 16 bit) in 21 Cycles
  - 1-Cycle Multiply-and-Accumulate (MAC) Instructions
  - Enhanced Boolean Bit Manipulation Facilities
  - Zero-Cycle Jump Execution
  - Additional Instructions to Support HLL and Operating Systems
  - Register-Based Design with Multiple Variable Register Banks
  - Fast Context Switching Support with Two Additional Local Register Banks
  - 16 Mbytes Total Linear Address Space for Code and Data
  - 1024 bytes On-Chip Special Function Register Area (C166 Family Compatible)
- 16-Priority-Level Interrupt System with 73 Sources, Sample-Rate down to 50 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC), 24-Bit Pointers Cover Total Address Space
- Clock Generation via on-chip PLL (factors 1:0.15 ... 1:10), or via Prescaler (factors 1:1 ... 60:1)
- On-Chip Memory Modules
  - 2 Kbytes On-Chip Dual-Port RAM (DPRAM)
  - 4 Kbytes On-Chip Data SRAM (DSRAM)
  - 6 Kbytes On-Chip Program/Data SRAM (PSRAM)
  - 256 Kbytes On-Chip Program Memory (Flash Memory)
- On-Chip Peripheral Modules
  - 12-Channel A/D Converter with Programmable Resolution (10-bit or 8-bit) and Conversion Time (down to 2.55 μs or 2.15 μs)
  - Two 16-Channel General Purpose Capture/Compare Units (32 Input/Output Pins)
  - Multi-Functional General Purpose Timer Unit with 5 Timers
  - Two Synchronous/Asynchronous Serial Channels (USARTs)
  - Two High-Speed-Synchronous Serial Channels
  - On-Chip TwinCAN Interface (Rev. 2.0B active) with 32 Message Objects (Full CAN/Basic CAN) on Two CAN Nodes, and Gateway Functionality
  - IIC Bus Interface (10-bit addressing, 400 kbit/s) with 3 Channels (multiplexed)
  - On-Chip Real Time Clock, Driven by Dedicated Oscillator
- Idle, Sleep, and Power Down Modes with Flexible Power Management
- Programmable Watchdog Timer and Oscillator Watchdog

Data Sheet 4 V1.2, 2006-08



### **Summary of Features**

- Up to 12 Mbytes External Address Space for Code and Data
  - Programmable External Bus Characteristics for Different Address Ranges
  - Multiplexed or Demultiplexed External Address/Data Buses
  - Selectable Address Bus Width
  - 16-Bit or 8-Bit Data Bus Width
  - Five Programmable Chip-Select Signals
  - Hold- and Hold-Acknowledge Bus Arbitration Support
- Up to 99 General Purpose I/O Lines, partly with Selectable Input Thresholds and Hysteresis
- On-Chip Bootstrap Loader
- Supported by a Large Range of Development Tools like C-Compilers, Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers, Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Debug Support via JTAG Interface
- 144-Pin Green TQFP Package, 0.5 mm (19.7 mil) pitch (RoHS compliant)

### **Ordering Information**

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- the derivative itself, i.e. its function set, the temperature range, and the supply voltage
- the package and the type of delivery.

For the available ordering codes for the XC161 please refer to your responsible sales representative or your local distributor.

Note: The ordering codes for Mask-ROM versions are defined for each product after verification of the respective ROM code.

This document describes several derivatives of the XC161 group. **Table 1** enumerates these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product.

For simplicity all versions are referred to by the term **XC161** throughout this document.

Data Sheet 5 V1.2, 2006-08



## **Summary of Features**

Table 1 XC161 Derivative Synopsis

	•	•		
Derivative <sup>1)</sup>	Temp. Range	Program Memory	On-Chip RAM	Interfaces
Standard Devices <sup>2)</sup>				
SAK-XC161CS-32F40F SAK-XC161CS-32F20F	-40 °C to 125 °C	256 Kbytes Flash	2 Kbytes DPRAM, 4 Kbytes DSRAM,	ASC0, ASC1, SSC0, SSC1,
SAF-XC161CS-32F40F SAF-XC161CS-32F20F	-40 °C to 85 °C		6 Kbytes PSRAM	CAN0, CAN1, IIC
Grade A Devices <sup>2)</sup>		1		
SAK-XC161CS-32F40F SAK-XC161CS-32F20F	-40 °C to 125 °C	256 Kbytes Flash	2 Kbytes DPRAM, 4 Kbytes DSRAM,	ASC0, ASC1, SSC0, SSC1,
SAF-XC161CS-32F40F SAF-XC161CS-32F20F	-40 °C to 85 °C		6 Kbytes PSRAM	CAN0, CAN1, IIC

<sup>1)</sup> This Data Sheet is valid for devices starting with and including design step BB.

<sup>2)</sup> The Flash speed grading indicates the access time to the on-chip Flash module. According to this access time Flash waitstates must be selected (bitfield WSFLASH in register IMBCTRL) according to the intended operating frequency. For more details, please refer to Section 4.4.2.
Grade A devices are identified by "Grade A" in the fourth line of the chip marking.



# 2 General Device Information

#### 2.1 Introduction

The XC161 derivatives are high-performance members of the Infineon XC166 Family of full featured single-chip CMOS microcontrollers. These devices extend the functionality and performance of the C166 Family in terms of instructions (MAC unit), peripherals, and speed. They combine high CPU performance (up to 40 million instructions per second) with high peripheral functionality and enhanced IO-capabilities. They also provide clock generation via PLL and various on-chip memory modules such as program Flash, program RAM, and data RAM.




Figure 1 Logic Symbol



## 2.2 Pin Configuration and Definition

The pins of the XC161 are described in detail in **Table 2**, including all their alternate functions. **Figure 2** summarizes all pins in a condensed way, showing their location on the 4 sides of the package. E\*) and C\*) mark pins to be used as alternate external interrupt inputs, C\*) marks pins that can have CAN interface lines assigned to them.




Figure 2 Pin Configuration (top view)



 Table 2
 Pin Definitions and Functions

Sym- bol	Pin Num.	Input Outp.	Function		
P20.12	3	Ю	For details,	, please refer to the description of P20.	
NMI	4	I	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the NMI pin must be low in order to force the XC161 into power down mode. If NMI is high, when PWRDN is executed, the part will continue to run in normal mode. If not used, pin NMI should be pulled high externally.		
P6		Ю	programme state) or ou driver). The or special).	n 8-bit bidirectional I/O port. Each pin can be ed for input (output driver in high-impedance utput (configurable as push/pull or open drain input threshold of Port 6 is selectable (standard pins also serve for alternate functions:	
P6.0	7	O I/O	CS0 CC0IO	Chip Select 0 Output, CAPCOM1: CC0 Capture Inp./Compare Output	
P6.1	8	0 I/O	CS1 CC1IO	Chip Select 1 Output, CAPCOM1: CC1 Capture Inp./Compare Output	
P6.2	9	0 I/O	CS2 CC2IO	Chip Select 2 Output, CAPCOM1: CC2 Capture Inp./Compare Output	
P6.3	10	0 I/O	CS3 CC3IO	Chip Select 3 Output, CAPCOM1: CC3 Capture Inp./Compare Output	
P6.4	11	0 I/O	CS4 CC4IO	Chip Select 4 Output, CAPCOM1: CC4 Capture Inp./Compare Output	
P6.5	12	1	HOLD	External Master Hold Request Input,	
P6.6	13	I/O O/I	CC5IO HLDA	CAPCOM1: CC5 Capture Inp./Compare Output Hold Acknowledge Output (master mode) or Input (slave mode),	
P6.7	14	I/O O I/O	CC6IO BREQ CC7IO	CAPCOM1: CC6 Capture Inp./Compare Output Bus Request Output, CAPCOM1: CC7 Capture Inp./Compare Output	



 Table 2
 Pin Definitions and Functions (cont'd)

Sym- bol	Pin Num.	Input Outp.	Function
P7		IO	Port 7 is a 4-bit bidirectional I/O port. Each pin can be
			programmed for input (output driver in high-impedance
			state) or output (configurable as push/pull or open drain
			driver). The input threshold of Port 7 is selectable (standard or special).
			Port 7 pins provide inputs/outputs for CAPCOM2 and serial interface lines. <sup>1)</sup>
P7.4	15	I/O	CC28IO CAPCOM2: CC28 Capture Inp./Compare Outp.,
		1	CAN2_RxD CAN Node 2 Receive Data Input,
		1	EX7IN Fast External Interrupt 7 Input (alternate pin B)
P7.5	16	I/O	CC29IO CAPCOM2: CC29 Capture Inp./Compare Outp.,
		0	CAN2_TxD CAN Node 2 Transmit Data Output,
		1	EX6IN Fast External Interrupt 6 Input (alternate pin B)
P7.6	17	I/O	CC30IO CAPCOM2: CC30 Capture Inp./Compare Outp.,
		1	CAN1_RxD CAN Node 1 Receive Data Input,
		1	EX7IN Fast External Interrupt 7 Input (alternate pin A)
P7.7	18	I/O	CC31IO CAPCOM2: CC31 Capture Inp./Compare Outp.,
		0	CAN1_TxD CAN Node 1 Transmit Data Output,
		1	EX6IN Fast External Interrupt 6 Input (alternate pin A)



Table 2 Pin Definitions and Functions (cont'd)

Sym- bol	Pin Num.	Input Outp.	Function
P9		IO	Port 9 is a 6-bit bidirectional I/O port. Each pin can be programmed for input (output driver in high-impedance state) or output (configurable as push/pull or open drain driver). The input threshold of Port 9 is selectable (standard or special).
P9.0	21	I/O I I/O	The following Port 9 pins also serve for alternate functions: <sup>1)</sup> CC16IO CAPCOM2: CC16 Capture Inp./Compare Outp., CAN2_RxD CAN Node 2 Receive Data Input, SDA0 IIC Bus Data Line 0
P9.1	22	I/O O I/O	CC17IO CAPCOM2: CC17 Capture Inp./Compare Outp., CAN2_TxD CAN Node 2 Transmit Data Output, SCL0 IIC Bus Clock Line 0
P9.2	23	I/O I I/O	CC18IO CAPCOM2: CC18 Capture Inp./Compare Outp., CAN1_RxD CAN Node 1 Receive Data Input, SDA1 IIC Bus Data Line 1
P9.3	24	I/O O I/O	CC19IO CAPCOM2: CC19 Capture Inp./Compare Outp., CAN1_TxD CAN Node 1 Transmit Data Output, SCL1 IIC Bus Clock Line 1
P9.4	25	I/O I/O	CC20IO CAPCOM2: CC20 Capture Inp./Compare Outp., SDA2 IIC Bus Data Line 2
P9.5	26	I/O I/O	CC21IO CAPCOM2: CC21 Capture Inp./Compare Outp., SCL2 IIC Bus Clock Line 2
P5		I	Port 5 is a 12-bit input-only port.  The pins of Port 5 also serve as analog input channels for the A/D converter, or they serve as timer inputs:
P5.0	29	1	ANO
P5.1	30	1	AN1
P5.2	31	1	AN2
P5.3	32	1	AN3
P5.4	33	1	AN4
P5.5	34	1	AN5
P5.6	39	1	AN6
P5.7	40	1	AN7
P5.12	43	I	AN12, T6IN GPT2 Timer T6 Count/Gate Input
P5.13	44	I	AN13, T5IN GPT2 Timer T5 Count/Gate Input
P5.14	45		AN14, T4EUD GPT1 Timer T4 Ext. Up/Down Ctrl. Inp.
P5.15	46	I	AN15, T2EUD GPT1 Timer T2 Ext. Up/Down Ctrl. Inp.



 Table 2
 Pin Definitions and Functions (cont'd)

Sym- bol	Pin Num.	Input Outp.	Function		
P2		Ю	Port 2 is an 8-bit bidirectional I/O port. Each pin can be programmed for input (output driver in high-impedance		
				output (configurable as push/pull or open drain	
			,	e input threshold of Port 2 is selectable (standard	
			or special)	•	
				ring Port 2 pins also serve for alternate functions:	
P2.8	49	I/O	CC8IO	CAPCOM1: CC8 Capture Inp./Compare Output,	
		1	EX0IN	Fast External Interrupt 0 Input (default pin)	
P2.9	50	I/O	CC9IO	CAPCOM1: CC9 Capture Inp./Compare Output,	
		1	EX1IN	Fast External Interrupt 1 Input (default pin)	
P2.10	51	I/O	CC10IO	CAPCOM1: CC10 Capture Inp./Compare Outp.,	
		1	EX2IN	Fast External Interrupt 2 Input (default pin)	
P2.11	52	I/O	CC11IO	CAPCOM1: CC11 Capture Inp./Compare Outp.,	
		1	EX3IN	Fast External Interrupt 3 Input (default pin)	
P2.12	53	I/O	CC12IO	CAPCOM1: CC12 Capture Inp./Compare Outp.,	
		1	EX4IN	Fast External Interrupt 4 Input (default pin)	
P2.13	54	I/O	CC13IO	CAPCOM1: CC13 Capture Inp./Compare Outp.,	
		1	EX5IN	Fast External Interrupt 5 Input (default pin)	
P2.14	55	I/O	CC14IO	CAPCOM1: CC14 Capture Inp./Compare Outp.,	
		1	EX6IN	Fast External Interrupt 6 Input (default pin)	
P2.15	56	I/O	CC15IO	CAPCOM1: CC15 Capture Inp./Compare Outp.,	
		1	EX7IN	Fast External Interrupt 7 Input (default pin),	
		1	T7IN	CAPCOM2: Timer T7 Count Input	
TRST	57	I	Test-Syste	em Reset Input. For normal system operation, pin	
				uld be held low. A high level at this pin at the rising	
			_	STIN activates the XC164CM's debug system. In	
			this case,	pin TRST must be driven low once to reset the	
			debug sys	etem.	



 Table 2
 Pin Definitions and Functions (cont'd)

Sym- bol	Pin Num.	Input Outp.	Function		
P3		Ю	programme state) or or driver). The or special)	15-bit bidirectional I/O port. Each pin can be ed for input (output driver in high-impedance utput (configurable as push/pull or open drain e input threshold of Port 3 is selectable (standard ing Port 3 pins also serve for alternate functions:	
P3.0	59	I 0 I	TOIN TxD1 EX1IN	CAPCOM1 Timer T0 Count Input, ASC1 Clock/Data Output (Async./Sync), Fast External Interrupt 1 Input (alternate pin B)	
P3.1	60	0 I/O I	T6OUT RxD1 EX1IN	GPT2 Timer T6 Toggle Latch Output, ASC1 Data Input (Async.) or Inp./Outp. (Sync.), Fast External Interrupt 1 Input (alternate pin A)	
P3.2	61	I	CAPIN	GPT2 Register CAPREL Capture Input	
P3.3	62	0	T3OUT	GPT1 Timer T3 Toggle Latch Output	
P3.4	63	1	T3EUD	GPT1 Timer T3 External Up/Down Control Input	
P3.5	64	1	T4IN	GPT1 Timer T4 Count/Gate/Reload/Capture Inp	
P3.6	65	1	T3IN	GPT1 Timer T3 Count/Gate Input	
P3.7	66	I	T2IN	GPT1 Timer T2 Count/Gate/Reload/Capture Inp	
P3.8	67	I/O	MRST0	SSC0 Master-Receive/Slave-Transmit In/Out.	
P3.9	68	I/O	MTSR0	SSC0 Master-Transmit/Slave-Receive Out/In.	
P3.10	69	0	TxD0	ASC0 Clock/Data Output (Async./Sync.),	
			EX2IN	Fast External Interrupt 2 Input (alternate pin B)	
P3.11	70	I/O I	RxD0 EX2IN	ASC0 Data Input (Async.) or Inp./Outp. (Sync.), Fast External Interrupt 2 Input (alternate pin A)	
P3.12	75	o	BHE	External Memory High Byte Enable Signal,	
1 3.12	7.5	0	WRH	External Memory High Byte Write Strobe,	
		li	EX3IN	Fast External Interrupt 3 Input (alternate pin B)	
P3.13	76	1/0	SCLK0	SSC0 Master Clock Output/Slave Clock Input.,	
1 0.10	10		EX3IN	Fast External Interrupt 3 Input (alternate pin A)	
P3.15	77	0	CLKOUT	Master Clock Output,	
		0	FOUT	Programmable Frequency Output	
TCK	71	I	Debug Sys	stem: JTAG Clock Input	
TDI	72	I	Debug Sys	stem: JTAG Data In	
TDO	73	0	Debug System: JTAG Data Out		
TMS	74	I	Debug System: JTAG Test Mode Selection		



 Table 2
 Pin Definitions and Functions (cont'd)

Sym- bol	Pin Num.	Input Outp.	Function		
P4		IO	Port 4 is an 8-bit bidirectional I/O port. Each pin can be programmed for input (output driver in high-impedance state) or output (configurable as push/pull or open drain driver). The input threshold of Port 4 is selectable (standard		
			or special).  Port 4 can be used to output the segment address lines, the optional chip select lines, and for serial interface lines: <sup>1)</sup>		
P4.0	80	0	A16 Least Significant Segment Address Line		
P4.1	81	0	A17 Segment Address Line		
P4.2	82	0	A18 Segment Address Line		
P4.3	83	0	A19 Segment Address Line		
P4.4	84	0	A20 Segment Address Line,		
		I	CAN2_RxD CAN Node 2 Receive Data Input,		
		1	EX5IN Fast External Interrupt 5 Input (alternate pin B)		
P4.5	85	0	A21 Segment Address Line,		
		I	CAN1_RxD CAN Node 1 Receive Data Input,		
		I	EX4IN Fast External Interrupt 4 Input (alternate pin B)		
P4.6	86	0	A22 Segment Address Line,		
		0	CAN1_TxD CAN Node 1 Transmit Data Output,		
		I	EX5IN Fast External Interrupt 5 Input (alternate pin A)		
P4.7	87	0	A23 Most Significant Segment Address Line,		
		I	CAN1_RxD CAN Node 1 Receive Data Input,		
		0	CAN2_TxD CAN Node 2 Transmit Data Output,		
		I	EX4IN Fast External Interrupt 4 Input (alternate pin A)		



 Table 2
 Pin Definitions and Functions (cont'd)

Sym- bol	Pin Num.	Input Outp.	Function	
P20		Ю	programme state) or ou (standard of	a 6-bit bidirectional I/O port. Each pin can be ed for input (output driver in high-impedance utput. The input threshold of Port 20 is selectable or special).  ng Port 20 pins also serve for alternate functions:
P20.0	90	0	RD	External Memory Read Strobe, activated for every external instruction or data read access.
P20.1	91	О	WR/WRL	External Memory Write Strobe. In WR-mode this pin is activated for every external data write access. In WRL-mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus.
P20.2	92	I	READY	READY Input. When the READY function is enabled, memory cycle time waitstates can be forced via this pin during an external access.
P20.4	93	0	ALE	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.
P20.5	94	1	ĒĀ	External Access Enable pin.  A low-level at this pin during and after Reset forces the XC161 to latch the configuration from PORT0 and pin RD, and to begin instruction execution out of external memory.  A high-level forces the XC161 to latch the configuration from pins RD, ALE, and WR, and to begin instruction execution out of the internal program memory. "ROMless" versions must have this pin tied to '0'.
P20.12	3	O	RSTOUT  Note: Port	Internal Reset Indication Output.  Is activated asynchronously with an external hardware reset. It may also be activated (selectable) synchronously with an internal software or watchdog reset.  Is deactivated upon the execution of the EINIT instruction, optionally at the end of reset, or at any time (before EINIT) via user software.  20 pins may input configuration values (see EA).



 Table 2
 Pin Definitions and Functions (cont'd)

Sym- bol	Pin Num.	Input Outp.	Function	
PORT0 POL.0 - POL.7, POH.0, POH.1, POH.2 - POH.7	95 - 102, 105, 106, 111 - 116	IO	and P0H. Edriver in higher In case of a the address bus modes modes.  Demultiple 8-bit data be 16-bit data	nsists of the two 8-bit bidirectional I/O ports P0L each pin can be programmed for input (output gh-impedance state) or output.  In external bus configuration, PORT0 serves as as (A) and address/data (AD) bus in multiplexed and as the data (D) bus in demultiplexed bus  Exed bus modes:  Ius: P0H = I/O, P0L = D7 - D0  bus: P0H = D15 - D8, P0L = D7 - D0  d bus modes:  Ius: P0H = A15 - A8, P0L = AD7 - AD0  bus: P0H = AD15 - AD8, P0L = AD7 - AD0  e end of an external reset (EA = 0) PORT0 also input configuration values.
PORT1		IO	PORT1 cor and P1H. E driver in hig PORT1 is u demultiplex demultiplex	nsists of the two 8-bit bidirectional I/O ports P1L each pin can be programmed for input (output gh-impedance state) or output.  used as the 16-bit address bus (A) in ted bus modes (also after switching from a ted to a multiplexed bus mode).  ng PORT1 pins also serve for alt. functions:
P1L.0 - P1L.6	117 - 123	0	(A0-6)	Address output only
P1L.7 P1H.0	124 127	I/O I/O I	CC22IO CC23IO EX0IN	CAPCOM2: CC22 Capture Inp./Compare Outp. CAPCOM2: CC23 Capture Inp./Compare Outp., Fast External Interrupt 0 Input (alternate pin B)
P1H.1 P1H.2 P1H.3	128 129 130	I/O I/O I/O	MRST1 MTSR1 SCLK1 EX0IN	SSC1 Master-Receive/Slave-Transmit In/Outp. SSC1 Master-Transmit/Slave-Receive Out/Inp. SSC1 Master Clock Output/Slave Clock Input, Fast External Interrupt 0 Input (alternate pin A)
P1H.4 P1H.5 P1H.6 P1H.7	131 132 133 134	I/O I/O I/O I/O	CC24IO CC25IO CC26IO CC27IO	CAPCOM2: CC24 Capture Inp./Compare Outp. CAPCOM2: CC25 Capture Inp./Compare Outp. CAPCOM2: CC26 Capture Inp./Compare Outp. CAPCOM2: CC26 Capture Inp./Compare Outp. CAPCOM2: CC27 Capture Inp./Compare Outp.



 Table 2
 Pin Definitions and Functions (cont'd)

Sym- bol	Pin Num.	Input Outp.	Function
XTAL2 XTAL1	137 138	O	XTAL2: Output of the main oscillator amplifier circuit XTAL1: Input to the main oscillator amplifier and input to the internal clock generator To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed.  Note: Input pin XTAL1 belongs to the core voltage domain. Therefore, input voltages must be within the range
			defined for $V_{\mathrm{DDI}}$ .
XTAL3 XTAL4	140 141	0	XTAL3: Input to the auxiliary (32-kHz) oscillator amplifier XTAL4: Output of the auxiliary (32-kHz) oscillator amplifier circuit  To clock the device from an external source, drive XTAL3, while leaving XTAL4 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed.
			Note: Input pin XTAL3 belongs to the core voltage domain. Therefore, input voltages must be within the range defined for $V_{\mathrm{DDI}}$ .
RSTIN	142	I	Reset Input with Schmitt-Trigger characteristics. A low-level at this pin while the oscillator is running resets the XC161. A spike filter suppresses input pulses < 10 ns. Input pulses > 100 ns safely pass the filter. The minimum duration for a safe recognition should be 100 ns + 2 CPU clock cycles.  Note: The reset duration must be sufficient to let the hardware configuration signals settle.  External circuitry must guarantee low-level at the
			RSTIN pin at least until both power supply voltages have reached the operating range.
BRK OUT	143	0	Debug System: Break Out
BRKIN	144	1	Debug System: Break In
NC	1, 2, 107 - 110	_	No connection. It is recommended not to connect these pins to the PCB.



 Table 2
 Pin Definitions and Functions (cont'd)

Sym- bol	Pin Num.	Input Outp.	Function
$\overline{V_{AREF}}$	41	_	Reference voltage for the A/D converter.
$V_{AGND}$	42	_	Reference ground for the A/D converter.
$V_{DDI}$	48, 78, 135	_	Digital Core Supply Voltage (On-Chip Modules): +2.5 V during normal operation and idle mode. Please refer to the Operating Conditions.
$V_{DDP}$	6, 20, 28, 58, 88, 103, 125	-	Digital Pad Supply Voltage (Pin Output Drivers): +5 V during normal operation and idle mode. Please refer to the Operating Conditions.
$V_{SSI}$	47, 79, 136, 139	_	$\begin{array}{c} \textbf{Digital Ground} \\ \textbf{Connect decoupling capacitors to adjacent } V_{\text{DD}}/V_{\text{SS}} \ \text{pin pairs} \\ \textbf{as close as possible to the pins.} \end{array}$
$V_{SSP}$	5, 19, 27, 35, 36, 37, 38, 89, 104, 126	_	All $V_{\rm SS}$ pins must be connected to the ground-line or ground-plane.

<sup>1)</sup> The CAN interface lines are assigned to ports P4, P7, and P9 under software control.



# 3 Functional Description

The architecture of the XC161 combines advantages of RISC, CISC, and DSP processors with an advanced peripheral subsystem in a very well-balanced way. In addition, the on-chip memory blocks allow the design of compact systems-on-silicon with maximum performance (computing, control, communication).

The on-chip memory blocks (program code-memory and SRAM, dual-port RAM, data SRAM) and the set of generic peripherals are connected to the CPU via separate buses. Another bus, the LXBus, connects additional on-chip resources as well as external resources (see **Figure 3**).

This bus structure enhances the overall system performance by enabling the concurrent operation of several subsystems of the XC161.

The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the XC161.




Figure 3 Block Diagram



## 3.1 Memory Subsystem and Organization

The memory space of the XC161 is configured in a Von Neumann architecture, which means that all internal and external resources, such as code memory, data memory, registers and I/O ports, are organized within the same linear address space. This common memory space includes 16 Mbytes and is arranged as 256 segments of 64 Kbytes each, where each segment consists of four data pages of 16 Kbytes each. The entire memory space can be accessed bytewise or wordwise. Portions of the on-chip DPRAM and the register spaces (E/SFR) have additionally been made directly bitaddressable.

The internal data memory areas and the Special Function Register areas (SFR and ESFR) are mapped into segment 0, the system segment.

The Program Management Unit (PMU) handles all code fetches and, therefore, controls accesses to the program memories, such as Flash memory and PSRAM.

The Data Management Unit (DMU) handles all data transfers and, therefore, controls accesses to the DSRAM and the on-chip peripherals.

Both units (PMU and DMU) are connected via the high-speed system bus to exchange data. This is required if operands are read from program memory, code or data is written to the PSRAM, code is fetched from external memory, or data is read from or written to external resources, including peripherals on the LXBus (such as TwinCAN). The system bus allows concurrent two-way communication for maximum transfer performance.

**256 Kbytes of on-chip Flash memory** store code or constant data. The on-chip Flash memory is organized as four 8-Kbyte sectors, one 32-Kbyte sector, and three 64-Kbyte sectors. Each sector can be separately write protected<sup>1)</sup>, erased and programmed (in blocks of 128 bytes). The complete Flash area can be read-protected. A password sequence temporarily unlocks protected areas. The Flash module combines very fast 64-bit one-cycle read accesses with protected and efficient writing algorithms for programming and erasing. Thus, program execution out of the internal Flash results in maximum performance. Dynamic error correction provides extremely high read data security for all read accesses.

Programming typically takes 2 ms per 128-byte block (5 ms max.), erasing a sector typically takes 200 ms (500 ms max.).

- **6 Kbytes of on-chip Program SRAM (PSRAM)** are provided to store user code or data. The PSRAM is accessed via the PMU and is therefore optimized for code fetches.
- **4 Kbytes of on-chip Data SRAM (DSRAM)** are provided as a storage for general user data. The DSRAM is accessed via the DMU and is therefore optimized for data accesses.
- **2 Kbytes of on-chip Dual-Port RAM (DPRAM)** are provided as a storage for user defined variables, for the system stack, and general purpose register banks. A register

Data Sheet 20 V1.2, 2006-08

<sup>1)</sup> Each two 8-Kbyte sectors are combined for write-protection purposes.



bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

The upper 256 bytes of the DPRAM are directly bitaddressable. When used by a GPR, any location in the DPRAM is bitaddressable.

**1024 bytes (2**  $\times$  **512 bytes)** of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the XC166 Family. Therefore, they should either not be accessed, or written with zeros, to ensure upward compatibility.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 12 Mbytes (approximately, see **Table 3**) of external RAM and/or ROM can be connected to the microcontroller. The External Bus Interface also provides access to external peripherals.

Table 3 XC161 Memory Map<sup>1)</sup>

Address Area	Start Loc.	End Loc.	Area Size <sup>2)</sup>	Notes
Flash register space	FF'F000 <sub>H</sub>	FF'FFFF <sub>H</sub>	4 Kbytes	3)
Reserved (Access trap)	FE'0000 <sub>H</sub>	FF'EFFF <sub>H</sub>	< 0.5 Mbytes	Minus Flash registers
Reserved for EPSRAM	F8'1800 <sub>H</sub>	FD'FFFF <sub>H</sub>	378 Kbytes	_
Emul. Program SRAM <sup>4)</sup>	F8'0000 <sub>H</sub>	F8'17FF <sub>H</sub>	6 Kbytes	2 <sup>nd</sup> way to PSRAM
Reserved for PSRAM	E0'1800 <sub>H</sub>	F7'FFFF <sub>H</sub>	< 1.5 Mbytes	Minus PSRAM
Program SRAM	E0'0000 <sub>H</sub>	E0'17FF <sub>H</sub>	6 Kbytes	Maximum
Reserved for program memory	C4'0000 <sub>H</sub>	DF'FFFF <sub>H</sub>	< 2 Mbytes	Minus Flash
Program Flash	C0'0000 <sub>H</sub>	C3'FFFF <sub>H</sub>	256 Kbytes	-
Reserved	BF'0000 <sub>H</sub>	BF'FFFF <sub>H</sub>	64 Kbytes	_
External memory area	40'0000 <sub>H</sub>	BE'FFFF <sub>H</sub>	< 8 Mbytes	Minus reserved segment
External IO area <sup>5)</sup>	20'0800 <sub>H</sub>	3F'FFFF <sub>H</sub>	< 2 Mbytes	Minus TwinCAN
TwinCAN registers	20'0000 <sub>H</sub>	20'07FF <sub>H</sub>	2 Kbytes	-
External memory area	01'0000 <sub>H</sub>	1F'FFFF <sub>H</sub>	< 2 Mbytes	Minus segment 0
Data RAMs and SFRs	00'8000 <sub>H</sub>	00'FFFF <sub>H</sub>	32 Kbytes	Partly used
External memory area	00'0000 <sub>H</sub>	00'7FFF <sub>H</sub>	32 Kbytes	-

<sup>1)</sup> Accesses to the shaded areas generate external bus accesses.

<sup>2)</sup> The areas marked with "<" are slightly smaller than indicated, see column "Notes".

<sup>3)</sup> Not defined register locations return a trap code.



- 4) The Emulation PSRAM (EPSRAM) realizes a 2<sup>nd</sup> access path to the PSRAM with a different timing.
- 5) Several pipeline optimizations are not active within the external IO area. This is necessary to control external peripherals properly.

#### 3.2 External Bus Controller

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes<sup>1)</sup>, which are as follows:

- 16 ... 24-bit Addresses, 16-bit Data, Demultiplexed
- 16 ... 24-bit Addresses, 16-bit Data, Multiplexed
- 16 ... 24-bit Addresses, 8-bit Data, Multiplexed
- 16 ... 24-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input/output. The high order address (segment) lines use Port 4. The number of active segment address lines is selectable, restricting the external address space to 8 Mbytes ... 64 Kbytes. This is required when interface lines are assigned to Port 4.

Up to 5 external CS signals (4 windows plus default) can be generated in order to save external glue logic. External modules can directly be connected to the common address/data bus and their individual select lines.

Access to very slow memories or modules with varying access times is supported via a particular 'Ready' function. The active level of the control input signal is selectable.

A HOLD/HLDA protocol is available for bus arbitration and allows the sharing of external resources with other bus masters. The bus arbitration is enabled by software. After enabling, pins P6.7 ... P6.5 (BREQ, HLDA, HOLD) are automatically controlled by the EBC. In Master Mode (default after reset) the HLDA pin is an output. In Slave Mode pin HLDA is switched to input. This allows the direct connection of the slave controller to another master controller without glue logic.

Important timing characteristics of the external bus interface have been made programmable (via registers TCONCSx/FCONCSx) to allow the user the adaption of a wide range of different types of memories and external peripherals.

In addition, up to 4 independent address windows may be defined (via registers ADDRSELx) which control the access to different resources with different bus characteristics. These address windows are arranged hierarchically where window 4 overrides window 3, and window 2 overrides window 1. All accesses to locations not

Data Sheet 22 V1.2, 2006-08

<sup>1)</sup> Bus modes are switched dynamically if several address windows with different mode settings are used.



covered by these 4 address windows are controlled by TCONCS0/FCONCS0. The currently active window can generate a chip select signal.

The external bus timing is related to the rising edge of the reference clock output CLKOUT. The external bus protocol is compatible with that of the standard C166 Family.

The EBC also controls accesses to resources connected to the on-chip LXBus. The LXBus is an internal representation of the external bus and allows accessing integrated peripherals and modules in the same way as external components.

The TwinCAN module is connected and accessed via the LXBus.

Data Sheet 23 V1.2, 2006-08



# 3.3 Central Processing Unit (CPU)

The main core of the CPU consists of a 5-stage execution pipeline with a 2-stage instruction-fetch pipeline, a 16-bit arithmetic and logic unit (ALU), a 32-bit/40-bit multiply and accumulate unit (MAC), a register-file providing three register banks, and dedicated SFRs. The ALU features a multiply and divide unit, a bit-mask generator, and a barrel shifter.




Figure 4 CPU Block Diagram

Based on these hardware provisions, most of the XC161's instructions can be executed in just one machine cycle which requires 25 ns at 40 MHz CPU clock. For example, shift



and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. Also multiplication and most MAC instructions execute in one single cycle. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: for example, a division algorithm is performed in 18 to 21 CPU cycles, depending on the data and division type. Four cycles are always visible, the rest runs in the background. Another pipeline optimization, the branch target prediction, allows eliminating the execution time of branch instructions if the prediction was correct.

The CPU has a register context consisting of up to three register banks with 16 wordwide GPRs each at its disposal. The global register bank is physically allocated within the on-chip DPRAM area. A Context Pointer (CP) register determines the base address of the active global register bank to be accessed by the CPU at any time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 32 Kwords is provided as a storage for temporary data. The system stack can be allocated to any location within the address space (preferably in the on-chip RAM area), and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient XC161 instruction set which includes the following instruction classes:

- Standard Arithmetic Instructions
- DSP-Oriented Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.

Data Sheet 25 V1.2, 2006-08



## 3.4 Interrupt System

With an interrupt response time of typically 8 CPU clocks (in case of internal program execution), the XC161 is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the XC161 supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source, or the destination pointer, or both. An individual PEC transfer counter is implicitly decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The XC161 has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt nodes. Via its related register, each node can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt nodes has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge, or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

**Table 4** shows all of the possible XC161 interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Note: Interrupt nodes which are not assigned to peripherals (unassigned nodes), may be used to generate software controlled interrupt requests by setting the respective interrupt request bit (xIR).

Data Sheet 26 V1.2, 2006-08



Table 4 XC161 Interrupt Nodes

Source of Interrupt or PEC Service Request	Control Register	Vector Location <sup>1)</sup>	Trap Number	
CAPCOM Register 0	CC1_CC0IC	xx'0040 <sub>H</sub>	10 <sub>H</sub> / 16 <sub>D</sub>	
CAPCOM Register 1	CC1_CC1IC	xx'0044 <sub>H</sub>	11 <sub>H</sub> / 17 <sub>D</sub>	
CAPCOM Register 2	CC1_CC2IC	xx'0048 <sub>H</sub>	12 <sub>H</sub> / 18 <sub>D</sub>	
CAPCOM Register 3	CC1_CC3IC	xx'004C <sub>H</sub>	13 <sub>H</sub> / 19 <sub>D</sub>	
CAPCOM Register 4	CC1_CC4IC	xx'0050 <sub>H</sub>	14 <sub>H</sub> / 20 <sub>D</sub>	
CAPCOM Register 5	CC1_CC5IC	xx'0054 <sub>H</sub>	15 <sub>H</sub> / 21 <sub>D</sub>	
CAPCOM Register 6	CC1_CC6IC	xx'0058 <sub>H</sub>	16 <sub>H</sub> / 22 <sub>D</sub>	
CAPCOM Register 7	CC1_CC7IC	xx'005C <sub>H</sub>	17 <sub>H</sub> / 23 <sub>D</sub>	
CAPCOM Register 8	CC1_CC8IC	xx'0060 <sub>H</sub>	18 <sub>H</sub> / 24 <sub>D</sub>	
CAPCOM Register 9	CC1_CC9IC	xx'0064 <sub>H</sub>	19 <sub>H</sub> / 25 <sub>D</sub>	
CAPCOM Register 10	CC1_CC10IC	xx'0068 <sub>H</sub>	1A <sub>H</sub> / 26 <sub>D</sub>	
CAPCOM Register 11	CC1_CC11IC	xx'006C <sub>H</sub>	1B <sub>H</sub> / 27 <sub>D</sub>	
CAPCOM Register 12	CC1_CC12IC	xx'0070 <sub>H</sub>	1C <sub>H</sub> / 28 <sub>D</sub>	
CAPCOM Register 13	CC1_CC13IC	xx'0074 <sub>H</sub>	1D <sub>H</sub> / 29 <sub>D</sub>	
CAPCOM Register 14	CC1_CC14IC	xx'0078 <sub>H</sub>	1E <sub>H</sub> / 30 <sub>D</sub>	
CAPCOM Register 15	CC1_CC15IC	xx'007C <sub>H</sub>	1F <sub>H</sub> / 31 <sub>D</sub>	
CAPCOM Register 16	CC2_CC16IC	xx'00C0 <sub>H</sub>	30 <sub>H</sub> / 48 <sub>D</sub>	
CAPCOM Register 17	CC2_CC17IC	xx'00C4 <sub>H</sub>	31 <sub>H</sub> / 49 <sub>D</sub>	
CAPCOM Register 18	CC2_CC18IC	xx'00C8 <sub>H</sub>	32 <sub>H</sub> / 50 <sub>D</sub>	
CAPCOM Register 19	CC2_CC19IC	xx'00CC <sub>H</sub>	33 <sub>H</sub> / 51 <sub>D</sub>	
CAPCOM Register 20	CC2_CC20IC	xx'00D0 <sub>H</sub>	34 <sub>H</sub> / 52 <sub>D</sub>	
CAPCOM Register 21	CC2_CC21IC	xx'00D4 <sub>H</sub>	35 <sub>H</sub> / 53 <sub>D</sub>	
CAPCOM Register 22	CC2_CC22IC	xx'00D8 <sub>H</sub>	36 <sub>H</sub> / 54 <sub>D</sub>	
CAPCOM Register 23	CC2_CC23IC	xx'00DC <sub>H</sub>	37 <sub>H</sub> / 55 <sub>D</sub>	
CAPCOM Register 24	CC2_CC24IC	xx'00E0 <sub>H</sub>	38 <sub>H</sub> / 56 <sub>D</sub>	
CAPCOM Register 25	CC2_CC25IC	xx'00E4 <sub>H</sub>	39 <sub>H</sub> / 57 <sub>D</sub>	
CAPCOM Register 26	CC2_CC26IC	xx'00E8 <sub>H</sub>	3A <sub>H</sub> / 58 <sub>D</sub>	
CAPCOM Register 27	CC2_CC27IC	xx'00EC <sub>H</sub>	3B <sub>H</sub> / 59 <sub>D</sub>	
CAPCOM Register 28	CC2_CC28IC	xx'00F0 <sub>H</sub>	3C <sub>H</sub> / 60 <sub>D</sub>	



Table 4 XC161 Interrupt Nodes (cont'd)

Source of Interrupt or PEC Service Request	Control Register	Vector Location <sup>1)</sup>	Trap Number	
CAPCOM Register 29	CC2_CC29IC	xx'0110 <sub>H</sub>	44 <sub>H</sub> / 68 <sub>D</sub>	
CAPCOM Register 30	CC2_CC30IC	xx'0114 <sub>H</sub>	45 <sub>H</sub> / 69 <sub>D</sub>	
CAPCOM Register 31	CC2_CC31IC	xx'0118 <sub>H</sub>	46 <sub>H</sub> / 70 <sub>D</sub>	
CAPCOM Timer 0	CC1_T0IC	xx'0080 <sub>H</sub>	20 <sub>H</sub> / 32 <sub>D</sub>	
CAPCOM Timer 1	CC1_T1IC	xx'0084 <sub>H</sub>	21 <sub>H</sub> / 33 <sub>D</sub>	
CAPCOM Timer 7	CC2_T7IC	xx'00F4 <sub>H</sub>	3D <sub>H</sub> / 61 <sub>D</sub>	
CAPCOM Timer 8	CC2_T8IC	xx'00F8 <sub>H</sub>	3E <sub>H</sub> / 62 <sub>D</sub>	
GPT1 Timer 2	GPT12E_T2IC	xx'0088 <sub>H</sub>	22 <sub>H</sub> / 34 <sub>D</sub>	
GPT1 Timer 3	GPT12E_T3IC	xx'008C <sub>H</sub>	23 <sub>H</sub> / 35 <sub>D</sub>	
GPT1 Timer 4	GPT12E_T4IC	xx'0090 <sub>H</sub>	24 <sub>H</sub> / 36 <sub>D</sub>	
GPT2 Timer 5	GPT12E_T5IC	xx'0094 <sub>H</sub>	25 <sub>H</sub> / 37 <sub>D</sub>	
GPT2 Timer 6	GPT12E_T6IC	xx'0098 <sub>H</sub>	26 <sub>H</sub> / 38 <sub>D</sub>	
GPT2 CAPREL Register	GPT12E_CRIC	xx'009C <sub>H</sub>	27 <sub>H</sub> / 39 <sub>D</sub>	
A/D Conversion Complete	ADC_CIC	xx'00A0 <sub>H</sub>	28 <sub>H</sub> / 40 <sub>D</sub>	
A/D Overrun Error	ADC_EIC	xx'00A4 <sub>H</sub>	29 <sub>H</sub> / 41 <sub>D</sub>	
ASC0 Transmit	ASC0_TIC	xx'00A8 <sub>H</sub>	2A <sub>H</sub> / 42 <sub>D</sub>	
ASC0 Transmit Buffer	ASC0_TBIC	xx'011C <sub>H</sub>	47 <sub>H</sub> / 71 <sub>D</sub>	
ASC0 Receive	ASC0_RIC	xx'00AC <sub>H</sub>	2B <sub>H</sub> / 43 <sub>D</sub>	
ASC0 Error	ASC0_EIC	xx'00B0 <sub>H</sub>	2C <sub>H</sub> / 44 <sub>D</sub>	
ASC0 Autobaud	ASC0_ABIC	xx'017C <sub>H</sub>	5F <sub>H</sub> / 95 <sub>D</sub>	
SSC0 Transmit	SSC0_TIC	xx'00B4 <sub>H</sub>	2D <sub>H</sub> / 45 <sub>D</sub>	
SSC0 Receive	SSC0_RIC	xx'00B8 <sub>H</sub>	2E <sub>H</sub> / 46 <sub>D</sub>	
SSC0 Error	SSC0_EIC	xx'00BC <sub>H</sub>	2F <sub>H</sub> / 47 <sub>D</sub>	
IIC Data Transfer Event	IIC_DTIC	xx'0100 <sub>H</sub>	40 <sub>H</sub> / 64 <sub>D</sub>	
IIC Protocol Event	IIC_PEIC	xx'0104 <sub>H</sub>	41 <sub>H</sub> / 65 <sub>D</sub>	
PLL/OWD	PLLIC	xx'010C <sub>H</sub>	43 <sub>H</sub> / 67 <sub>D</sub>	
ASC1 Transmit	ASC1_TIC	xx'0120 <sub>H</sub>	48 <sub>H</sub> / 72 <sub>D</sub>	
ASC1 Transmit Buffer	ASC1_TBIC	xx'0178 <sub>H</sub>	5E <sub>H</sub> / 94 <sub>D</sub>	
ASC1 Receive	ASC1_RIC	xx'0124 <sub>H</sub>	49 <sub>H</sub> / 73 <sub>D</sub>	
ASC1 Error	ASC1_EIC	xx'0128 <sub>H</sub>	4A <sub>H</sub> / 74 <sub>D</sub>	



Table 4 XC161 Interrupt Nodes (cont'd)

Source of Interrupt or PEC Service Request	Control Register	Vector Location <sup>1)</sup>	Trap Number	
ASC1 Autobaud	ASC1_ABIC	xx'0108 <sub>H</sub>	42 <sub>H</sub> / 66 <sub>D</sub>	
End of PEC Subchannel	EOPIC	xx'0130 <sub>H</sub>	4C <sub>H</sub> / 76 <sub>D</sub>	
SSC1 Transmit	SSC1_TIC	1_TIC xx'0144 <sub>H</sub> 51 <sub>F</sub>		
SSC1 Receive	SSC1_RIC	xx'0148 <sub>H</sub>	52 <sub>H</sub> / 82 <sub>D</sub>	
SSC1 Error	SSC1_EIC	xx'014C <sub>H</sub>	53 <sub>H</sub> / 83 <sub>D</sub>	
CAN0	CAN_0IC	xx'0150 <sub>H</sub>	54 <sub>H</sub> / 84 <sub>D</sub>	
CAN1	CAN_1IC	xx'0154 <sub>H</sub>	55 <sub>H</sub> / 85 <sub>D</sub>	
CAN2	CAN_2IC	xx'0158 <sub>H</sub>	56 <sub>H</sub> / 86 <sub>D</sub>	
CAN3	CAN_3IC	xx'015C <sub>H</sub>	57 <sub>H</sub> / 87 <sub>D</sub>	
CAN4	CAN_4IC	xx'0164 <sub>H</sub>	59 <sub>H</sub> / 89 <sub>D</sub>	
CAN5	CAN_5IC	xx'0168 <sub>H</sub>	5A <sub>H</sub> / 90 <sub>D</sub>	
CAN6	CAN_6IC	xx'016C <sub>H</sub>	5B <sub>H</sub> / 91 <sub>D</sub>	
CAN7	CAN_7IC	xx'0170 <sub>H</sub>	5C <sub>H</sub> / 92 <sub>D</sub>	
RTC	RTC_IC	xx'0174 <sub>H</sub>	5D <sub>H</sub> / 93 <sub>D</sub>	
Unassigned node	_	xx'012C <sub>H</sub>	4B <sub>H</sub> / 75 <sub>D</sub>	
Unassigned node	_	xx'0134 <sub>H</sub>	4D <sub>H</sub> / 77 <sub>D</sub>	
Unassigned node	_	xx'0138 <sub>H</sub>	4E <sub>H</sub> / 78 <sub>D</sub>	
Unassigned node	_	xx'013C <sub>H</sub>	4F <sub>H</sub> / 79 <sub>D</sub>	
Unassigned node	_	xx'0140 <sub>H</sub>	50 <sub>H</sub> / 80 <sub>D</sub>	
Unassigned node	_	xx'00FC <sub>H</sub>	3F <sub>H</sub> / 63 <sub>D</sub>	
Unassigned node	_	xx'0160 <sub>H</sub>	58 <sub>H</sub> / 88 <sub>D</sub>	

<sup>1)</sup> Register VECSEG defines the segment where the vector table is located to.

Bitfield VECSC in register CPUCON1 defines the distance between two adjacent vectors. This table represents the default setting, with a distance of 4 (two words) between two vectors.



The XC161 also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

**Table 5** shows all of the possible exceptions or error conditions that can arise during runtime:

Table 5 Hardware Trap Summary

Exception Condition	Trap Flag	Trap Vector	Vector Location <sup>1)</sup>	Trap Number	Trap Priority
Reset Functions:      Hardware Reset     Software Reset     Watchdog Timer     Overflow	-	RESET RESET RESET	xx'0000 <sub>H</sub> xx'0000 <sub>H</sub> xx'0000 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>	
Class A Hardware Traps:  Non-Maskable Interrupt  Stack Overflow  Stack Underflow  Software Break	NMI STKOF STKUF SOFTBRK	NMITRAP STOTRAP STUTRAP SBRKTRAP	xx'0008 <sub>H</sub> xx'0010 <sub>H</sub> xx'0018 <sub>H</sub> xx'0020 <sub>H</sub>	02 <sub>H</sub> 04 <sub>H</sub> 06 <sub>H</sub> 08 <sub>H</sub>	
Class B Hardware Traps:  Undefined Opcode  PMI Access Error  Protected Instruction Fault  Illegal Word Operand Access	UNDOPC PACER PRTFLT ILLOPA	BTRAP BTRAP BTRAP BTRAP	xx'0028 <sub>H</sub> xx'0028 <sub>H</sub> xx'0028 <sub>H</sub> xx'0028 <sub>H</sub>	0A <sub>H</sub> 0A <sub>H</sub> 0A <sub>H</sub>	 
Reserved	-	_	[2C <sub>H</sub> - 3C <sub>H</sub> ]	[0B <sub>H</sub> - 0F <sub>H</sub> ]	_
Software Traps • TRAP Instruction	_	_	Any [xx'0000 <sub>H</sub> - xx'01FC <sub>H</sub> ] in steps of 4 <sub>H</sub>	Any [00 <sub>H</sub> - 7F <sub>H</sub> ]	Current CPU Priority

<sup>1)</sup> Register VECSEG defines the segment where the vector table is located to.



# 3.5 On-Chip Debug Support (OCDS)

The On-Chip Debug Support system provides a broad range of debug and emulation features built into the XC161. The user software running on the XC161 can thus be debugged within the target system environment.

The OCDS is controlled by an external debugging device via the debug interface, consisting of the IEEE-1149-conforming JTAG port and a break interface. The debugger controls the OCDS via a set of dedicated registers accessible via the JTAG interface. Additionally, the OCDS system can be controlled by the CPU, e.g. by a monitor program. An injection interface allows the execution of OCDS-generated instructions by the CPU.

Multiple breakpoints can be triggered by on-chip hardware, by software, or by an external trigger input. Single stepping is supported as well as the injection of arbitrary instructions and read/write access to the complete internal address space. A breakpoint trigger can be answered with a CPU-halt, a monitor call, a data transfer, or/and the activation of an external signal.

Tracing data can be obtained via the JTAG interface or via the external bus interface for increased performance.

The debug interface uses a set of 6 interface signals (4 JTAG lines, 2 break lines) to communicate with external circuitry. These interface signals use dedicated pins.

Complete system emulation is supported by the New Emulation Technology (NET) interface.

Data Sheet 31 V1.2, 2006-08



# 3.6 Capture/Compare Units (CAPCOM1/2)

The CAPCOM units support generation and control of timing sequences on up to 32 channels with a maximum resolution of 1 system clock cycle (8 cycles in staggered mode). The CAPCOM units are typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PMW), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.

Four 16-bit timers (T0/T1, T7/T8) with reload registers provide two independent time bases for each capture/compare register array.

The input clock for the timers is programmable to several prescaled values of the internal system clock, or may be derived from an overflow/underflow of timer T6 in module GPT2. This provides a wide range of variation for the timer period and resolution and allows precise adjustments to the application specific requirements. In addition, external count inputs for CAPCOM timers T0 and T7 allow event scheduling for the capture/compare registers relative to external events.

Both of the two capture/compare register arrays contain 16 dual purpose capture/compare registers, each of which may be individually allocated to either CAPCOM timer T0 or T1 (T7 or T8, respectively), and programmed for capture or compare function.

All registers of each module have each one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin to indicate the occurrence of a compare event.

Table 6 Compare Modes (CAPCOM1/2)

Compare Modes	Function
Mode 0	Interrupt-only compare mode; several compare interrupts per timer period are possible
Mode 1	Pin toggles on each compare match; several compare events per timer period are possible
Mode 2	Interrupt-only compare mode; only one compare interrupt per timer period is generated
Mode 3	Pin set '1' on match; pin reset '0' on compare timer overflow; only one compare event per timer period is generated
Double Register Mode	Two registers operate on one pin; pin toggles on each compare match; several compare events per timer period are possible
Single Event Mode	Generates single edges or pulses; can be used with any compare mode

Data Sheet 32 V1.2, 2006-08



When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('captured') into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event.

The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers.

When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the selected compare mode.

Data Sheet 33 V1.2, 2006-08






Figure 5 CAPCOM1/2 Unit Block Diagram



# 3.7 General Purpose Timer (GPT12E) Unit

The GPT12E unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT12E unit incorporates five 16-bit timers which are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation, which are Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the system clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 4 system clock cycles.

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e.g. position tracking.

In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals A and B via their respective inputs TxIN and TxEUD. Direction and count signals are internally derived from these two input signals, so the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer overflow/underflow. The state of this latch may be output on pin T3OUT e.g. for time out monitoring of external hardware components. It may also be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL. When both T2 and T4 are configured to alternately reload T3 on opposite state transitions of T3OTL with the low and high times of a PWM signal, this signal can be constantly generated without software intervention.

Data Sheet 35 V1.2, 2006-08






Figure 6 Block Diagram of GPT1

With its maximum resolution of 2 system clock cycles, the **GPT2 module** provides precise event control and time measurement. It includes two timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an input clock which is derived from the CPU clock via a programmable prescaler or with external signals. The



count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is supported via the output toggle latch (T6OTL) of timer T6, which changes its state on each timer overflow/underflow.

The state of this latch may be used to clock timer T5, and/or it may be output on pin T6OUT. The overflows/underflows of timer T6 can additionally be used to clock the CAPCOM1/2 timers, and to cause a reload from the CAPREL register.

The CAPREL register may capture the contents of timer T5 based on an external signal transition on the corresponding port pin (CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows the XC161 to measure absolute time differences or to perform pulse multiplication without software overhead.

The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3's inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode.

Data Sheet 37 V1.2, 2006-08






Figure 7 Block Diagram of GPT2



# 3.8 Real Time Clock

The Real Time Clock (RTC) module of the XC161 is directly clocked via a separate clock driver either with the on-chip auxiliary oscillator frequency ( $f_{\rm RTC} = f_{\rm OSCa}$ ) or with the prescaled on-chip main oscillator frequency ( $f_{\rm RTC} = f_{\rm OSCm}/32$ ). It is therefore independent from the selected clock generation mode of the XC161.

The RTC basically consists of a chain of divider blocks:

- a selectable 8:1 divider (on off)
- the reloadable 16-bit timer T14
- the 32-bit RTC timer block (accessible via registers RTCH and RTCL), made of:
  - a reloadable 10-bit timer
  - a reloadable 6-bit timer
  - a reloadable 6-bit timer
  - a reloadable 10-bit timer

All timers count up. Each timer can generate an interrupt request. All requests are combined to a common node request.




Figure 8 RTC Block Diagram

Note: The registers associated with the RTC are not affected by a reset in order to maintain the correct system time even when intermediate resets are executed.



The RTC module can be used for different purposes:

- System clock to determine the current time and date, optionally during idle mode, sleep mode, and power down mode
- Cyclic time based interrupt, to provide a system time tick independent of CPU frequency and other resources, e.g. to wake up regularly from idle mode
- 48-bit timer for long term measurements (maximum timespan is > 100 years)
- Alarm interrupt for wake-up on a defined time

Data Sheet 40 V1.2, 2006-08



#### 3.9 A/D Converter

For analog signal measurement, a 10-bit A/D converter with 12 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) and the conversion time is programmable (in two modes) and can thus be adjusted to the external circuitry. The A/D converter can also operate in 8-bit conversion mode, where the conversion time is further reduced.

Overrun error detection/protection is provided for the conversion result register (ADDAT): either an interrupt request will be generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete, or the next conversion is suspended in such a case until the previous result has been read.

For applications which require less analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the XC161 supports four different conversion modes. In the standard Single Channel conversion mode, the analog level on a specified channel is sampled once and converted to a digital result. In the Single Channel Continuous mode, the analog level on a specified channel is repeatedly sampled and converted without software intervention. In the Auto Scan mode, the analog levels on a prespecified number of channels are sequentially sampled and converted. In the Auto Scan Continuous mode, the prespecified channels are repeatedly sampled and converted. In addition, the conversion of a specific channel can be inserted (injected) into a running sequence without disturbing this sequence. This is called Channel Injection Mode.

The Peripheral Event Controller (PEC) may be used to automatically store the conversion results into a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer.

After each reset and also during normal operation the ADC automatically performs calibration cycles. This automatic self-calibration constantly adjusts the converter to changing operating conditions (e.g. temperature) and compensates process variations.

These calibration cycles are part of the conversion cycle, so they do not affect the normal operation of the A/D converter.

In order to decouple analog inputs from digital noise and to avoid input trigger noise those pins used for analog input can be disconnected from the digital IO or input stages under software control. This can be selected for each pin separately via register P5DIDIS (Port 5 Digital Input Disable).

The Auto-Power-Down feature of the A/D converter minimizes the power consumption when no conversion is in progress.

Data Sheet 41 V1.2, 2006-08



# 3.10 Asynchronous/Synchronous Serial Interfaces (ASC0/ASC1)

The Asynchronous/Synchronous Serial Interfaces ASCO/ASC1 (USARTs) provide serial communication with other microcontrollers, processors, terminals or external peripheral components. They are upward compatible with the serial ports of the Infineon 8-bit microcontroller families and support full-duplex asynchronous communication and half-duplex synchronous communication. A dedicated baud rate generator with a fractional divider precisely generates all standard baud rates without oscillator tuning. For transmission, reception, error handling, and baudrate detection 5 separate interrupt vectors are provided.

In asynchronous mode, 8- or 9-bit data frames (with optional parity bit) are transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distinguish address from data bytes has been included (8-bit data plus wake-up bit mode). IrDA data transmissions up to 115.2 kbit/s with fixed or programmable IrDA pulse width are supported.

In synchronous mode, bytes (8 bits) are transmitted or received synchronously to a shift clock which is generated by the ASC0/1. The LSB is always shifted first.

In both modes, transmission and reception of data is FIFO-buffered. An autobaud detection unit allows to detect asynchronous data frames with its baudrate and mode with automatic initialization of the baudrate generator and the mode control bits.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. Framing error detection allows to recognize data frames with missing stop bits. An overrun error will be generated, if the last character received has not been read out of the receive buffer register at the time the reception of a new character is complete.

#### **Summary of Features**

- Full-duplex asynchronous operating modes
  - 8- or 9-bit data frames, LSB first, one or two stop bits, parity generation/checking
  - Baudrate from 2.5 Mbit/s to 0.6 bit/s (@ 40 MHz)
  - Multiprocessor mode for automatic address/data byte detection
  - Support for IrDA data transmission/reception up to max. 115.2 kbit/s (@ 40 MHz)
  - Loop-back capability
  - Auto baudrate detection
- Half-duplex 8-bit synchronous operating mode at 5 Mbit/s to 406.9 bit/s (@ 40 MHz)
- Buffered transmitter/receiver with FIFO support (8 entries per direction)
- Loop-back option available for testing purposes
- Interrupt generation on transmitter buffer empty condition, last bit transmitted condition, receive buffer full condition, error condition (frame, parity, overrun error), start and end of an autobaud detection

Data Sheet 42 V1.2, 2006-08



# 3.11 High Speed Synchronous Serial Channels (SSC0/SSC1)

The High Speed Synchronous Serial Channels SSC0/SSC1 support full-duplex and half-duplex synchronous communication. It may be configured so it interfaces with serially linked peripheral components, full SPI functionality is supported.

A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling three separate interrupt vectors are provided.

The SSC transmits or receives characters of 2 ... 16 bits length synchronously to a shift clock which can be generated by the SSC (master mode) or by an external master (slave mode). The SSC can start shifting with the LSB or with the MSB and allows the selection of shifting and latching clock edges as well as the clock polarity.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. Transmit error and receive error supervise the correct handling of the data buffer. Phase error and baudrate error detect incorrect serial data.

### **Summary of Features**

- Master or Slave mode operation
- Full-duplex or Half-duplex transfers
- Baudrate generation from 20 Mbit/s to 305.18 bit/s (@ 40 MHz)
- Flexible data format
  - Programmable number of data bits: 2 to 16 bits
  - Programmable shift direction: LSB-first or MSB-first
  - Programmable clock polarity: idle low or idle high
  - Programmable clock/data phase: data shift with leading or trailing clock edge
- Loop back option available for testing purposes
- Interrupt generation on transmitter buffer empty condition, receive buffer full condition, error condition (receive, phase, baudrate, transmit error)
- Three pin interface with flexible SSC pin configuration

Data Sheet 43 V1.2, 2006-08



#### 3.12 TwinCAN Module

The integrated TwinCAN module handles the completely autonomous transmission and reception of CAN frames in accordance with the CAN specification V2.0 part B (active), i.e. the on-chip TwinCAN module can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

Two Full-CAN nodes share the TwinCAN module's resources to optimize the CAN bus traffic handling and to minimize the CPU load. The module provides up to 32 message objects, which can be assigned to one of the CAN nodes and can be combined to FIFO-structures. Each object provides separate masks for acceptance filtering.

The flexible combination of Full-CAN functionality and FIFO architecture reduces the efforts to fulfill the real-time requirements of complex embedded control applications. Improved CAN bus monitoring functionality as well as the number of message objects permit precise and comfortable CAN bus traffic handling.

Gateway functionality allows automatic data exchange between two separate CAN bus systems, which reduces CPU load and improves the real time behavior of the entire system.

The bit timing for both CAN nodes is derived from the master clock and is programmable up to a data rate of 1 Mbit/s. Each CAN node uses two pins of Port 4, Port 7, or Port 9 to interface to an external bus transceiver. The interface pins are assigned via software.




Figure 9 TwinCAN Module Block Diagram



### **Summary of Features**

- CAN functionality according to CAN specification V2.0 B active
- Data transfer rate up to 1 Mbit/s
- Flexible and powerful message transfer control and error handling capabilities
- Full-CAN functionality and Basic CAN functionality for each message object
- 32 flexible message objects
  - Assignment to one of the two CAN nodes
  - Configuration as transmit object or receive object
  - Concatenation to a 2-, 4-, 8-, 16-, or 32-message buffer with FIFO algorithm
  - Handling of frames with 11-bit or 29-bit identifiers
  - Individual programmable acceptance mask register for filtering for each object
  - Monitoring via a frame counter
  - Configuration for Remote Monitoring Mode
- Up to eight individually programmable interrupt nodes can be used
- CAN Analyzer Mode for bus monitoring is implemented

Note: When a CAN node has the interface lines assigned to Port 4, the segment address output on Port 4 must be limited. CS lines can be used to increase the total amount of addressable external memory.

#### 3.13 IIC Bus Module

The integrated IIC Bus Module handles the transmission and reception of frames over the two-line IIC bus in accordance with the IIC Bus specification. The IIC Module can operate in slave mode, in master mode or in multi-master mode. It can receive and transmit data using 7-bit or 10-bit addressing. Up to 4 send/receive data bytes can be stored in the extended buffers.

Several physical interfaces (port pins) can be established under software control. Data can be transferred at speeds up to 400 kbit/s.

Two interrupt nodes dedicated to the IIC module allow efficient interrupt service and also support operation via PEC transfers.

Note: The port pins associated with the IIC interfaces must be switched to open drain mode, as required by the IIC specification.

Data Sheet 45 V1.2, 2006-08



# 3.14 Watchdog Timer

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can be disabled until the EINIT instruction has been executed (compatible mode), or it can be disabled and enabled at any time by executing instructions DISWDT and ENWDT (enhanced mode). Thus, the chip's start-up procedure is always monitored. The software has to be designed to restart the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided by 2/4/128/256. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded and the low byte is cleared. Thus, time intervals between 13  $\mu$ s and 419 ms can be monitored (@ 40 MHz).

The default Watchdog Timer interval after reset is 3.28 ms (@ 40 MHz).

Data Sheet 46 V1.2, 2006-08



#### 3.15 Clock Generation

The Clock Generation Unit uses a programmable on-chip PLL with multiple prescalers to generate the clock signals for the XC161 with high flexibility. The master clock  $f_{\rm MC}$  is the reference clock signal, and is used for TwinCAN and is output to the external system. The CPU clock  $f_{\rm CPU}$  and the system clock  $f_{\rm SYS}$  are derived from the master clock either directly (1:1) or via a 2:1 prescaler ( $f_{\rm SYS} = f_{\rm CPU} = f_{\rm MC}$  / 2). See also Section 4.4.1.

The on-chip oscillator can drive an external crystal or accepts an external clock signal. The oscillator clock frequency can be multiplied by the on-chip PLL (by a programmable factor) or can be divided by a programmable prescaler factor.

If the bypass mode is used (direct drive or prescaler) the PLL can deliver an independent clock to monitor the clock signal generated by the on-chip oscillator. This PLL clock is independent from the XTAL1 clock. When the expected oscillator clock transitions are missing the Oscillator Watchdog (OWD) activates the PLL Unlock/OWD interrupt node and supplies the CPU with an emergency clock, the PLL clock signal. Under these circumstances the PLL will oscillate with its basic frequency.

The oscillator watchdog can be disabled by switching the PLL off. This reduces power consumption, but also no interrupt request will be generated in case of a missing oscillator clock.

Note: At the end of an external reset ( $\overline{EA}$  = '0') the oscillator watchdog may be disabled via hardware by (externally) pulling the  $\overline{RD}$  line low upon a reset, similar to the standard reset configuration.

#### 3.16 Parallel Ports

The XC161 provides up to 99 I/O lines which are organized into nine input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of some I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs (except for pin RSTOUT).

The edge characteristics (shape) and driver characteristics (output current) of the port drivers can be selected via registers POCONx.

The input threshold of some ports is selectable (TTL or CMOS like), where the special CMOS like input threshold reduces noise sensitivity due to the input hysteresis. The input threshold may be selected individually for each byte of the respective ports.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

Data Sheet 47 V1.2, 2006-08



Table 7 Summary of the XC161's Parallel Ports

	Califficacy of the AG101 G1 aranol 1 of the					
Port	Control	Alternate Functions				
PORT0	Pad drivers	Address/Data lines or data lines <sup>1)</sup>				
PORT1 Pad drivers		Address lines <sup>2)</sup>				
		Capture inputs or compare outputs, Serial interface lines				
Port 2	Pad drivers, Open drain, Input threshold	Capture inputs or compare outputs, Timer control signal, Fast external interrupt inputs				
Port 3	Pad drivers, Open drain, Input threshold	Timer control signals, serial interface lines, Optional bus control signal BHE/WRH, System clock output CLKOUT (or FOUT)				
Port 4	Pad drivers,	Segment address lines <sup>3)</sup>				
	Open drain, Input threshold	CAN interface lines <sup>4)</sup>				
Port 5	_	Analog input channels to the A/D converter, Timer control signals				
Port 6	Open drain, Input threshold	Capture inputs or compare outputs, Bus arbitration signals BREQ, HLDA, HOLD, Optional chip select signals				
Port 7	Open drain, Input threshold	Capture inputs or compare outputs, CAN interface lines <sup>4)</sup>				
Port 9	Pad drivers,	Capture inputs or compare outputs				
	Open drain, Input threshold	CAN interface lines <sup>4)</sup> , IIC bus interface lines <sup>4)</sup>				
Port 20	Pad drivers, Open drain	Bus control signals RD, WR/WRL, READY, ALE, External access enable pin EA, Reset indication output RSTOUT				

<sup>1)</sup> For multiplexed bus cycles.

<sup>2)</sup> For demultiplexed bus cycles.

<sup>3)</sup> For more than 64 Kbytes of external resources.

<sup>4)</sup> Can be assigned by software.



# 3.17 Power Management

The XC161 provides several means to control the power it consumes either at a given time or averaged over a certain timespan. Three mechanisms can be used (partly in parallel):

- **Power Saving Modes** switch the XC161 into a special operating mode (control via instructions).
  - Idle Mode stops the CPU while the peripherals can continue to operate.
  - Sleep Mode and Power Down Mode stop all clock signals and all operation (RTC may optionally continue running). Sleep Mode can be terminated by external interrupt signals.
- Clock Generation Management controls the distribution and the frequency of internal and external clock signals. While the clock signals for currently inactive parts of logic are disabled automatically, the user can reduce the XC161's CPU clock frequency which drastically reduces the consumed power.
  - External circuitry can be controlled via the programmable frequency output FOUT.
- **Peripheral Management** permits temporary disabling of peripheral modules (control via register SYSCON3). Each peripheral can separately be disabled/enabled.

The on-chip RTC supports intermittent operation of the XC161 by generating cyclic wake-up signals. This offers full performance to quickly react on action requests while the intermittent sleep phases greatly reduce the average power consumption of the system.

Data Sheet 49 V1.2, 2006-08



# 3.18 Instruction Set Summary

Table 8 lists the instructions of the XC161 in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "Instruction Set Manual".

This document also provides a detailed description of each instruction.

 Table 8
 Instruction Set Summary

Mnemonic	Description	Bytes
ADD(B)	Add word (byte) operands	2/4
ADDC(B)	Add word (byte) operands with Carry	2/4
SUB(B)	Subtract word (byte) operands	2/4
SUBC(B)	Subtract word (byte) operands with Carry	2/4
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16- × 16-bit)	2
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2
CPL(B)	Complement direct word (byte) GPR	2
NEG(B)	Negate direct word (byte) GPR	2
AND(B)	Bitwise AND, (word/byte operands)	2/4
OR(B)	Bitwise OR, (word/byte operands)	2/4
XOR(B)	Bitwise exclusive OR, (word/byte operands)	2/4
BCLR/BSET	Clear/Set direct bit	2
BMOV(N)	Move (negated) direct bit to direct bit	4
BAND/BOR/BXOR	AND/OR/XOR direct bit with direct bit	4
BCMP	Compare direct bit to direct bit	4
BFLDH/BFLDL	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4
CMP(B)	Compare word (byte) operands	2/4
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2
SHL/SHR	Shift left/right direct word GPR	2



Table 8 Instruction Set Summary (cont'd)

Mnemonic	Description	Bytes
ROL/ROR	Rotate left/right direct word GPR	2
ASHR	Arithmetic (sign bit) shift right direct word GPR	2
MOV(B)	Move word (byte) data	2/4
MOVBS/Z	Move byte operand to word op. with sign/zero extension	2/4
JMPA/I/R	Jump absolute/indirect/relative if condition is met	4
JMPS	Jump absolute to a code segment	4
JB(C)	Jump relative if direct bit is set (and clear bit)	4
JNB(S)	Jump relative if direct bit is not set (and set bit)	4
CALLA/I/R	Call absolute/indirect/relative subroutine if condition is met	4
CALLS	Call absolute subroutine in any code segment	4
PCALL	Push direct word register onto system stack and call absolute subroutine	4
TRAP	Call interrupt service routine via immediate trap number	2
PUSH/POP	Push/pop direct word register onto/from system stack	2
SCXT	Push direct word register onto system stack and update register with word operand	4
RET(P)	Return from intra-segment subroutine (and pop direct word register from system stack)	2
RETS	Return from inter-segment subroutine	2
RETI	Return from interrupt service subroutine	2
SBRK	Software Break	2
SRST	Software Reset	4
IDLE	Enter Idle Mode	4
PWRDN	Enter Power Down Mode (supposes NMI-pin being low)	4
SRVWDT	Service Watchdog Timer	4
DISWDT/ENWDT	Disable/Enable Watchdog Timer	4
EINIT	End-of-Initialization Register Lock	4
ATOMIC	Begin ATOMIC sequence	2
EXTR	Begin EXTended Register sequence	2
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4



# Table 8 Instruction Set Summary (cont'd)

Mnemonic	Description	Bytes
NOP	Null operation	2
CoMUL/CoMAC	Multiply (and accumulate)	4
CoADD/CoSUB	Add/Subtract	4
Co(A)SHR	(Arithmetic) Shift right	4
CoSHL	Shift left	4
CoLOAD/STORE	Load accumulator/Store MAC register	4
CoCMP	Compare	4
CoMAX/MIN	Maximum/Minimum	4
CoABS/CoRND	Absolute value/Round accumulator	4
CoMOV	Data move	4
CoNEG/NOP	Negate accumulator/Null operation	4



# 4 Electrical Parameters

#### 4.1 General Parameters

Table 9 Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
Storage temperature	$T_{ST}$	-65	150	°C	1)
Junction temperature	$T_{J}$	-40	150	°C	under bias
Voltage on $V_{\rm DDI}$ pins with respect to ground ( $V_{\rm SS}$ )	$V_{DDI}$	-0.5	3.25	V	_
Voltage on $V_{\rm DDP}$ pins with respect to ground ( $V_{\rm SS}$ )	$V_{DDP}$	-0.5	6.2	V	_
Voltage on any pin with respect to ground ( $V_{\rm SS}$ )	$V_{IN}$	-0.5	V <sub>DDP</sub> + 0.5	V	2)
Input current on any pin during overload condition	_	-10	10	mA	_
Absolute sum of all input currents during overload condition	_	_	100	mA	_

<sup>1)</sup> Moisture Sensitivity Level (MSL) 3, conforming to Jedec J-STD-020C for 260 °C for PG-TQFP-144-7, and 240 °C for P-TQFP-144-19.

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ( $V_{\rm IN} > V_{\rm DDP}$  or  $V_{\rm IN} < V_{\rm SS}$ ) the voltage on  $V_{\rm DDP}$  pins with respect to ground ( $V_{\rm SS}$ ) must not exceed the values defined by the absolute maximum ratings.

<sup>2)</sup> Input pins XTAL1/XTAL3 belong to the core voltage domain. Therefore, input voltages must be within the range defined for  $V_{
m DDI}$ .



#### **Operating Conditions**

The following operating conditions must not be exceeded to ensure correct operation of the XC161. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Table 10 Operating Condition Parameters

Parameter	Symbol	Limit	Values	Unit	Notes	
		Min.	Max.			
Digital supply voltage for the core	$V_{DDI}$	2.35	2.7	V	Active mode, $f_{CPU} = f_{CPUmax}^{(1)2)}$	
Digital supply voltage for IO pads	$V_{DDP}$	4.4	5.5	V	Active mode <sup>3)2)</sup>	
Supply Voltage Difference	$\Delta V_{DD}$	-0.5	_	V	$V_{DDP}$ - $V_{DDI}^{4}$	
Digital ground voltage	$V_{SS}$	0		V	Reference voltage	
Overload current	$I_{OV}$	-5	5	mA	Per IO pin <sup>5)6)</sup>	
		-2	5	mA	Per analog input pin <sup>5)6)</sup>	
Overload current coupling	$K_{OVA}$	_	$1.0 \times 10^{-4}$	_	<i>I</i> <sub>OV</sub> > 0	
factor for analog inputs <sup>7)</sup>		_	$1.5 \times 10^{-3}$	_	<i>I</i> <sub>OV</sub> < 0	
Overload current coupling	$K_{OVD}$	_	$5.0 \times 10^{-3}$	_	<i>I</i> <sub>OV</sub> > 0	
factor for digital I/O pins <sup>7)</sup>		_	$1.0 \times 10^{-2}$	_	<i>I</i> <sub>OV</sub> < 0	
Absolute sum of overload currents	$\Sigma  I_{OV} $	_	50	mA	6)	
External Load Capacitance	$C_{L}$	_	50	pF	Pin drivers in default mode <sup>8)</sup>	
Ambient temperature	$T_{A}$	0	70	°C	SAB-XC161	
		-40	85	°C	SAF-XC161	
		-40	125	°C	SAK-XC161	

<sup>1)</sup>  $f_{\text{CPUmax}}$  = 40 MHz for devices marked ... 40F,  $f_{\text{CPUmax}}$  = 20 MHz for devices marked ... 20F.

Data Sheet 54 V1.2, 2006-08

<sup>2)</sup> External circuitry must guarantee low-level at the RSTIN pin at least until both power supply voltages have reached the operating range.

<sup>3)</sup> The specified voltage range is allowed for operation. The range limits may be reached under extreme operating conditions. However, specified parameters, such as leakage currents, refer to the standard operating voltage range of  $V_{\rm DDP}$  = 4.75 V to 5.25 V.

<sup>4)</sup> This limitation must be fulfilled under all operating conditions including power-ramp-up, power-ramp-down, and power-save modes.



- 5) Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range:  $V_{\text{OV}} > V_{\text{DDP}} + 0.5 \text{ V} (I_{\text{OV}} > 0)$  or  $V_{\text{OV}} < V_{\text{SS}}$  0.5 V ( $I_{\text{OV}} < 0$ ). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltages must remain within the specified limits.
  - Proper operation is not guaranteed if overload conditions occur on functional pins such as XTAL1,  $\overline{RD}$ ,  $\overline{WR}$ , etc.
- 6) Not subject to production test verified by design/characterization.
- 7) An overload current ( $I_{\text{OV}}$ ) through a pin injects a certain error current ( $I_{\text{INJ}}$ ) into the adjacent pins. This error current adds to the respective pin's leakage current ( $I_{\text{OZ}}$ ). The amount of error current depends on the overload current and is defined by the overload coupling factor  $K_{\text{OV}}$ . The polarity of the injected error current is inverse compared to the polarity of the overload current that produces it.
  - The total current through a pin is  $|I_{TOT}| = |I_{OZ}| + (|I_{OV}| \times K_{OV})$ . The additional error current may distort the input voltage on analog inputs.
- 8) The timing is valid for pin drivers operating in default current mode (selected after reset). Reducing the output current may lead to increased delays or reduced driving capability  $(C_1)$ .

#### **Parameter Interpretation**

The parameters listed in the following partly represent the characteristics of the XC161 and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

#### CC (Controller Characteristics):

The logic of the XC161 will provide signals with the respective characteristics.

### **SR** (System Requirement):

The external system must provide signals with the respective characteristics to the XC161.

Data Sheet 55 V1.2, 2006-08



# 4.2 DC Parameters

Table 11 DC Characteristics (Operating Conditions apply)<sup>1)</sup>

Parameter	Parameter Symbol		mbol Limit Values		Unit	Test Condition
			Min.	Max.		
Input low voltage TTL (all except XTAL1, XTAL3)	$V_{IL}$	SR	-0.5	0.2 × V <sub>DDP</sub> - 0.1	V	_
Input low voltage for XTAL1, XTAL3 <sup>2)3)</sup>	$V_{ILC}$	SR	-0.5	$0.3 \times V_{\mathrm{DDI}}$	V	_
Input low voltage (Special Threshold)	$V_{ILS}$	SR	-0.5	$0.45 \times V_{\text{DDP}}$	V	4)
Input high voltage TTL (all except XTAL1, XTAL3)	$V_{IH}$	SR	0.2 × V <sub>DDP</sub> + 0.9	V <sub>DDP</sub> + 0.5	V	_
Input high voltage XTAL1, XTAL3 <sup>2)3)</sup>	$V_{IHC}$	SR	$0.7 \times V_{\mathrm{DDI}}$	V <sub>DDI</sub> + 0.5	V	-
Input high voltage (Special Threshold)	$V_{IHS}$	SR	$\begin{array}{c} 0.8 \times V_{\rm DDP} \\ \text{-} \ 0.2 \end{array}$	V <sub>DDP</sub> + 0.5	V	4)
Input Hysteresis (Special Threshold)	HYS		$V_{\rm DDP}$	_	V	$V_{\rm DDP}$ in [V], Series resistance = 0 $\Omega^{4)}$
Output low voltage	$V_{OL}$	CC	_	1.0	V	$I_{\rm OL} \leq I_{\rm OLmax}^{5)}$
			_	0.45	V	$I_{\rm OL} \leq I_{\rm OLnom}^{5)6)}$
Output high voltage <sup>7)</sup>	$V_{OH}$	CC	$V_{DDP}$ - 1.0	_	V	$I_{\rm OH} \geq I_{\rm OHmax}^{5)}$
			V <sub>DDP</sub> - 0.45	_	V	$I_{\text{OH}} \ge I_{\text{OHnom}}^{5)6}$
Input leakage current (Port 5) <sup>8)</sup>	$I_{OZ1}$	CC	_	±300	nA	$0 \text{ V} < V_{\text{IN}} < V_{\text{DDP}},$ $T_{\text{A}} \leq 125 \text{ °C}$
				±200	nA	$0 \text{ V} < V_{\text{IN}} < V_{\text{DDP}},$ $T_{\text{A}} \le 85  {}^{\circ}\text{C}^{15)}$
Input leakage current (all other <sup>9)</sup> ) <sup>8)</sup>	$I_{\rm OZ2}$	CC	_	±500	nA	$\begin{array}{c} \text{0.45 V} < V_{\text{IN}} < \\ V_{\text{DDP}} \end{array}$
Configuration pull-up	$I_{\text{CPUH}}^{\text{11)}}$		_	-10	μА	$V_{IN} = V_{IHmin}$
current <sup>10)</sup>	$I_{\mathrm{CPUL}}^{\mathrm{12)}}$		-100	_	μΑ	$V_{IN} = V_{ILmax}$



**Table 11 DC Characteristics** (Operating Conditions apply)<sup>1)</sup> (cont'd)

Parameter	Symbol		Limit Values		Unit	<b>Test Condition</b>
			Min.	Max.		
Configuration pull-	$I_{\text{CPDL}}^{11)}$		_	10	μА	$V_{IN} = V_{ILmax}$
down current <sup>13)</sup>	$I_{\text{CPDH}}^{12)}$		120	_	μА	$V_{\rm IN} = V_{\rm IHmin}$
Level inactive hold current <sup>14)</sup>	$I_{LHI}^{11)}$		_	-10	μΑ	$V_{OUT} = 0.5 \times V_{DDP}$
Level active hold current <sup>14)</sup>	$I_{LHA}^{12)}$		-100	_	μΑ	V <sub>OUT</sub> = 0.45 V
XTAL1, XTAL3 input current	$I_{IL}$	CC	_	±20	μΑ	$0 \ V < V_{IN} < V_{DDI}$
Pin capacitance <sup>15)</sup> (digital inputs/outputs)	$C_{IO}$	CC	_	10	pF	_

- 1) Keeping signal levels within the limits specified in this table, ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current  $I_{OV}$ .
- 2) If XTAL1 is driven by a crystal, reaching an amplitude (peak to peak) of  $0.4 \times V_{\text{DDI}}$  is sufficient.
- 3) If XTAL3 is driven by a crystal, reaching an amplitude (peak to peak) of 0.25  $\times$   $V_{\rm DDI}$  is sufficient.
- 4) This parameter is tested for P2, P3, P4, P6, P7, P9.
- 5) The maximum deliverable output current of a port driver depends on the selected output driver mode, see Table 12, Current Limits for Port Output Drivers. The limit for pin groups must be respected.
- 6) As a rule, with decreasing output current the output levels approach the respective supply level ( $V_{\rm OL} \to V_{\rm SS}$ ,  $V_{\rm OH} \to V_{\rm DDP}$ ). However, only the levels for nominal output currents are guaranteed.
- 7) This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.
- 8) An additional error current ( $I_{INJ}$ ) will flow if an overload current flows through an adjacent pin. Please refer to the definition of the overload coupling factor  $K_{OV}$ .
- 9) The driver of P3.15 is designed for faster switching, because this pin can deliver the reference clock for the bus interface (CLKOUT). The maximum leakage current for P3.15 is, therefore, increased to 1 μA.
- 10) This specification is valid during Reset for configuration on  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{EA}$ , PORT0. The pull-ups on  $\overline{RD}$  and  $\overline{WR}$  ( $\overline{WRL}/\overline{WRH}$ ) are also active during bus hold.
- 11) The maximum current may be drawn while the respective signal line remains inactive.
- 12) The minimum current must be drawn to drive the respective signal line active.
- 13) This specification is valid during Reset for configuration on ALE. The pull-down on ALE is also active during bus hold.
- 14) This specification is valid during Reset for pins P6.4-0, which can act as \(\overline{CS}\) outputs.
  The pull-ups on \(\overline{CS}\) outputs are also active during bus hold.
  The pull-up on pin HLDA is active when arbitration is enabled and the EBC operates in slave mode.
- 15) Not subject to production test verified by design/characterization.

Data Sheet 57 V1.2, 2006-08



Table 12 Current Limits for Port Output Drivers

Port Output Driver Mode	Maximum Output Current $(I_{\text{OLmax}}, -I_{\text{OHmax}})^{1)}$	Nominal Output Current $(I_{\text{OLnom}}, -I_{\text{OHnom}})$		
Strong driver	10 mA	2.5 mA		
Medium driver	4.0 mA	1.0 mA		
Weak driver	0.5 mA	0.1 mA		

<sup>1)</sup> An output current above  $|I_{\rm OXnom}|$  may be drawn from up to three pins at the same time. For any group of 16 neighboring port output pins the total output current in each direction ( $\Sigma I_{\rm OL}$  and  $\Sigma I_{\rm OH}$ ) must remain below 50 mA.

 Table 13
 Power Consumption (Operating Conditions apply)

Parameter	Sym-	Lim	it Values	Unit	Test Condition	
	bol	Min.	Max.			
Power supply current (active) with all peripherals active	$I_{DDI}$	_	10 + $3.0 \times f_{\text{CPU}}$	mA	$f_{\rm CPU}$ in [MHz] <sup>1)2)</sup>	
Pad supply current	$I_{DDP}$	_	5	mA	3)	
Idle mode supply current with all peripherals active	$I_{IDX}$	_	$10 + 1.3 \times f_{\text{CPU}}$	mA	$f_{CPU}$ in [MHz] $^2$ )	
Sleep and Power down mode supply current caused by leakage <sup>4)</sup>	$I_{PDL}^{5)}$	_	128,000 × e <sup>-α</sup>	mA	$V_{\rm DDI} = V_{\rm DDImax}^{6}$ $T_{\rm J}$ in [°C] $\alpha = \frac{4670 / (273 + T_{\rm J})}{6}$	
Sleep and Power down mode supply current caused by leakage and the RTC running, clocked by the main oscillator <sup>4)</sup>	$I_{PDM}^{7)}$	_	$0.6 + 0.02 \times f_{\rm OSC} + I_{\rm PDL}$	mA	$V_{\rm DDI}$ = $V_{\rm DDImax}$ $f_{\rm OSC}$ in [MHz]	
Sleep and Power down mode supply current caused by leakage and the RTC running, clocked by the auxiliary oscillator at 32 kHz <sup>4)</sup>	$I_{PDA}$	_	0.1 + I <sub>PDL</sub>	mA	$V_{\mathrm{DDI}} = V_{\mathrm{DDImax}}$	

<sup>1)</sup> During Flash programming or erase operations the supply current is increased by max. 5 mA.

Data Sheet 58 V1.2, 2006-08

<sup>2)</sup> The supply current is a function of the operating frequency. This dependency is illustrated in **Figure 10**. These parameters are tested at  $V_{\rm DDImax}$  and maximum CPU clock frequency with all outputs disconnected and all inputs at  $V_{\rm IL}$  or  $V_{\rm IH}$ .



- 3) The pad supply voltage pins ( $V_{\rm DDP}$ ) mainly provide the current consumed by the pin output drivers. This output driver current is not covered by parameter  $I_{\rm DDP}$ . A small amount of current is consumed even though no outputs are driven, because the drivers' input stages are switched and also the Flash module draws some power from the  $V_{\rm DDP}$  supply.
- 4) The total supply current in Sleep and Power down mode is the sum of the temperature dependent leakage current and the frequency dependent current for RTC and main oscillator or auxiliary oscillator (if active).
- 5) This parameter is determined mainly by the transistor leakage currents. This current heavily depends on the junction temperature (see **Figure 12**). The junction temperature  $T_J$  is the same as the ambient temperature  $T_A$  if no current flows through the port output drivers. Otherwise, the resulting temperature difference must be taken into account.
- 6) All inputs (including JTAG pins and pins configured as inputs) at 0 V to 0.1 V or at  $V_{\rm DDP}$  0.1 V to  $V_{\rm DDP}$ , all outputs (including pins configured as outputs) disconnected. This parameter is tested at 25 °C and is valid for  $T_{\rm J} \ge 25$  °C.
- 7) This parameter is determined mainly by the current consumed by the oscillator switched to low gain mode (see Figure 11). This current, however, is influenced by the external oscillator circuitry (crystal, capacitors). The given values refer to a typical circuitry and may change in case of a not optimized external oscillator circuitry.

Data Sheet 59 V1.2, 2006-08






Figure 10 Supply/Idle Current as a Function of Operating Frequency






Figure 11 Sleep and Power Down Supply Current due to RTC and Oscillator Running, as a Function of Oscillator Frequency




Figure 12 Sleep and Power Down Leakage Supply Current as a Function of Temperature



# 4.3 Analog/Digital Converter Parameters

Table 14 A/D Converter Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit '	Values	Unit	Test
			Min. Max.			Condition
Analog reference supply	$V_{AREF}$	SR	4.5	V <sub>DDP</sub> + 0.1	V	1)
Analog reference ground	$V_{AGND}$	SR	V <sub>SS</sub> - 0.1	$V_{\rm SS}$ + 0.1	V	_
Analog input voltage range	$V_{AIN}$	SR	$V_{AGND}$	$V_{AREF}$	V	2)
Basic clock frequency	$f_{BC}$		0.5	20	MHz	3)
Conversion time for 10-bit	t <sub>C10P</sub>	CC	$52 \times t_{BC} + t_{BC}$	$t_{\rm S}$ + 6 × $t_{\rm SYS}$	_	Post-calibr. o
result <sup>4)</sup>	t <sub>C10</sub>	CC	$40 \times t_{BC} + t_{BC}$	$t_{\rm S}$ + 6 × $t_{\rm SYS}$	_	Post-calibr. o
Conversion time for 8-bit	t <sub>C8P</sub>	CC	$44 \times t_{BC} + t_{BC}$	$t_{\rm S}$ + 6 × $t_{\rm SYS}$	_	Post-calibr. o
result <sup>4)</sup>	t <sub>C8</sub>	CC			_	Post-calibr. o
Calibration time after reset	$t_{CAL}$	CC	484	11,696	$t_{BC}$	5)
Total unadjusted error	TUE	CC	_	±2	LSB	1)
Total capacitance of an analog input	$C_{AINT}$	CC	_	15	pF	6)
Switched capacitance of an analog input	$C_{AINS}$	СС	_	10	pF	6)
Resistance of the analog input path	$R_{AIN}$	СС	_	2	kΩ	6)
Total capacitance of the reference input	$C_{AREFT}$	CC	_	20	pF	6)
Switched capacitance of the reference input	$C_{AREFS}$	CC	_	15	pF	6)
Resistance of the reference input path	$R_{AREF}$	CC	_	1	kΩ	6)

<sup>1)</sup> TUE is tested at  $V_{\text{AREF}} = V_{\text{DDP}} + 0.1 \text{ V}$ ,  $V_{\text{AGND}} = 0 \text{ V}$ . It is verified by design for all other voltages within the defined voltage range.

If the analog reference supply voltage drops below 4.5 V (and  $V_{\text{AREF}} \ge$  4.0 V) or exceeds the power supply voltage by up to 0.2 V (i.e.  $V_{\text{AREF}} \le V_{\text{DDP}}$  + 0.2 V) the maximum TUE is increased to  $\pm 3$  LSB. This range is not subject to production test.

The specified TUE is guaranteed only, if the absolute sum of input overload currents on Port 5 pins (see  $I_{\rm OV}$  specification) does not exceed 10 mA, and if  $V_{\rm AREF}$  and  $V_{\rm AGND}$  remain stable during the respective period of time. During the reset calibration sequence the maximum TUE may be  $\pm 4$  LSB.

<sup>2)</sup>  $V_{\text{AIN}}$  may exceed  $V_{\text{AGND}}$  or  $V_{\text{AREF}}$  up to the absolute maximum ratings. However, the conversion result in these cases will be  $\text{X000}_{\text{H}}$  or  $\text{X3FF}_{\text{H}}$ , respectively.



- 3) The limit values for  $f_{\rm BC}$  must not be exceeded when selecting the peripheral frequency and the ADCTC setting.
- 4) This parameter includes the sample time  $t_{\rm S}$ , the time for determining the digital result and the time to load the result register with the conversion result ( $t_{\rm SYS} = 1/f_{\rm SYS}$ ).
  - Values for the basic clock  $t_{\rm BC}$  depend on programming and can be taken from **Table 15**. When the post-calibration is switched off, the conversion time is reduced by 12 x  $t_{\rm BC}$ .
- 5) The actual duration of the reset calibration depends on the noise on the reference signal. Conversions executed during the reset calibration increase the calibration time. The TUE for those conversions may be increased.
- 6) Not subject to production test verified by design/characterization. The given parameter values cover the complete operating range. Under relaxed operating conditions (temperature, supply voltage) reduced values can be used for calculations. At room temperature and nominal supply voltage the following typical values can be used:

$$C_{\mathsf{AINTtyp}} = \mathsf{12~pF}, \ C_{\mathsf{AINStyp}} = \mathsf{7~pF}, \ R_{\mathsf{AINtyp}} = \mathsf{1.5~k\Omega}, \ C_{\mathsf{AREFTtyp}} = \mathsf{15~pF}, \ C_{\mathsf{AREFStyp}} = \mathsf{13~pF}, \ R_{\mathsf{AREFtyp}} = \mathsf{0.7~k\Omega}.$$




Figure 13 Equivalent Circuitry for Analog Inputs

Data Sheet 63 V1.2, 2006-08



Sample time and conversion time of the XC161's A/D Converter are programmable. In compatibility mode, the above timing can be calculated using **Table 15**. The limit values for  $f_{BC}$  must not be exceeded when selecting ADCTC.

Table 15 A/D Converter Computation Table 1)

ADCON.15 14 (ADCTC)	A/D Converter Basic Clock $f_{\rm BC}$	ADCON.13 12 (ADSTC)	Sample Time $t_{\rm S}$
00	$f_{SYS}$ / 4	00	$t_{\rm BC} \times 8$
01	$f_{SYS}$ / 2	01	$t_{\rm BC} \times 16$
10	f <sub>SYS</sub> / 16	10	$t_{\rm BC} \times 32$
11	f <sub>SYS</sub> / 8	11	$t_{\rm BC} \times 64$

<sup>1)</sup> These selections are available in compatibility mode. An improved mechanism to control the ADC input clock can be selected.

### **Converter Timing Example:**

Assumptions:  $f_{SYS} = 40 \text{ MHz}$  (i.e.  $t_{SYS} = 25 \text{ ns}$ ), ADCTC = '01', ADSTC = '00'

Basic clock  $f_{BC} = f_{SYS} / 2 = 20 \text{ MHz, i.e. } t_{BC} = 50 \text{ ns}$ 

Sample time  $t_S = t_{BC} \times 8 = 400 \text{ ns}$ 

Conversion 10-bit:

With post-calibr.  $t_{\text{C10P}} = 52 \times t_{\text{BC}} + t_{\text{S}} + 6 \times t_{\text{SYS}} = (2600 + 400 + 150) \text{ ns} = 3.15 \,\mu\text{s}$ 

Post-calibr. off  $t_{C10} = 40 \times t_{BC} + t_{S} + 6 \times t_{SYS} = (2000 + 400 + 150) \text{ ns} = 2.55 \,\mu\text{s}$ 

Conversion 8-bit:

With post-calibr.  $t_{C8P} = 44 \times t_{BC} + t_{S} + 6 \times t_{SYS} = (2200 + 400 + 150) \text{ ns} = 2.75 \ \mu\text{s}$ 

Post-calibr. off  $t_{C8} = 32 \times t_{BC} + t_{S} + 6 \times t_{SYS} = (1600 + 400 + 150) \text{ ns} = 2.15 \,\mu\text{s}$ 

Data Sheet 64 V1.2, 2006-08



#### 4.4 AC Parameters

## 4.4.1 Definition of Internal Timing

The internal operation of the XC161 is controlled by the internal master clock  $f_{\rm MC}$ .

The master clock signal  $f_{\rm MC}$  can be generated from the oscillator clock signal  $f_{\rm OSC}$  via different mechanisms. The duration of master clock periods (TCMs) and their variation (and also the derived external timing) depend on the used mechanism to generate  $f_{\rm MC}$ . This influence must be regarded when calculating the timings for the XC161.




Figure 14 Generation Mechanisms for the Master Clock

Note: The example for PLL operation shown in **Figure 14** refers to a PLL factor of 1:4, the example for prescaler operation refers to a divider factor of 2:1.

The used mechanism to generate the master clock is selected by register PLLCON.



CPU and EBC are clocked with the CPU clock signal  $f_{\rm CPU}$ . The CPU clock can have the same frequency as the master clock ( $f_{\rm CPU} = f_{\rm MC}$ ) or can be the master clock divided by two:  $f_{\rm CPU} = f_{\rm MC}$  / 2. This factor is selected by bit CPSYS in register SYSCON1.

The specification of the external timing (AC Characteristics) depends on the period of the CPU clock, called "TCP".

The other peripherals are supplied with the system clock signal  $f_{\text{SYS}}$  which has the same frequency as the CPU clock signal  $f_{\text{CPU}}$ .

# **Bypass Operation**

When bypass operation is configured (PLLCTRL =  $0x_B$ ) the master clock is derived from the internal oscillator (input clock signal XTAL1) through the input- and output-prescalers:

$$f_{MC} = f_{OSC} / ((PLLIDIV+1) \times (PLLODIV+1)).$$

If both divider factors are selected as '1' (PLLIDIV = PLLODIV = '0') the frequency of  $f_{\rm MC}$  directly follows the frequency of  $f_{\rm OSC}$  so the high and low time of  $f_{\rm MC}$  is defined by the duty cycle of the input clock  $f_{\rm OSC}$ .

The lowest master clock frequency is achieved by selecting the maximum values for both divider factors:

$$f_{MC} = f_{OSC} / ((3 + 1) \times (14 + 1)) = f_{OSC} / 60.$$

## Phase Locked Loop (PLL)

When PLL operation is configured (PLLCTRL =  $11_B$ ) the on-chip phase locked loop is enabled and provides the master clock. The PLL multiplies the input frequency by the factor  $\mathbf{F}$  ( $f_{MC} = f_{OSC} \times \mathbf{F}$ ) which results from the input divider, the multiplication factor, and the output divider ( $\mathbf{F} = \text{PLLMUL+1}$  / (PLLIDIV+1  $\times$  PLLODIV+1)). The PLL circuit synchronizes the master clock to the input clock. This synchronization is done smoothly, i.e. the master clock frequency does not change abruptly.

Due to this adaptation to the input clock the frequency of  $f_{\rm MC}$  is constantly adjusted so it is locked to  $f_{\rm OSC}$ . The slight variation causes a jitter of  $f_{\rm MC}$  which also affects the duration of individual TCMs.

The timing listed in the AC Characteristics refers to TCPs. Because  $f_{\rm CPU}$  is derived from  $f_{\rm MC}$ , the timing must be calculated using the minimum TCP possible under the respective circumstances.

The actual minimum value for TCP depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so it corresponds to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCP is lower than for one single TCP (see formula and Figure 15).

This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train

Data Sheet 66 V1.2, 2006-08



generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is negligible.

The value of the accumulated PLL jitter depends on the number of consecutive VCO output cycles within the respective timeframe. The VCO output clock is divided by the output prescaler (K = PLLODIV+1) to generate the master clock signal  $f_{\rm MC}$ . Therefore, the number of VCO cycles can be represented as K × N, where N is the number of consecutive  $f_{\rm MC}$  cycles (TCM).

For a period of  $\mathbf{N} \times \mathsf{TCM}$  the accumulated PLL jitter is defined by the deviation  $\mathsf{D_N}$ :  $\mathsf{D_N}$  [ns] =  $\pm (1.5 + 6.32 \times \mathbf{N} \ / \ f_{\mathsf{MC}})$ ;  $f_{\mathsf{MC}}$  in [MHz],  $\mathbf{N}$  = number of consecutive TCMs. So, for a period of 3 TCMs @ 20 MHz and K = 12:  $\mathsf{D_3} = \pm (1.5 + 6.32 \times \mathbf{3} \ / \ 20) = 2.448$  ns. This formula is applicable for K  $\times \mathbf{N} < 95$ . For longer periods the K  $\times \mathbf{N} = 95$  value can be used. This steady value can be approximated by:  $\mathsf{D_{Nmax}}$  [ns] =  $\pm (1.5 + 600 \ / \ (\mathsf{K} \times f_{\mathsf{MC}}))$ .




Figure 15 Approximated Accumulated PLL Jitter

Note: The bold lines indicate the minimum accumulated jitter which can be achieved by selecting the maximum possible output prescaler factor *K*.

Different frequency bands can be selected for the VCO, so the operation of the PLL can be adjusted to a wide range of input and output frequencies:

Data Sheet 67 V1.2, 2006-08



Table 16 VCO Bands for PLL Operation<sup>1)</sup>

PLLCON.PLLVB	VCO Frequency Range Base Frequency Range		
00	100 150 MHz	20 80 MHz	
01	150 200 MHz	40 130 MHz	
10	200 250 MHz	60 180 MHz	
11	Reserved		

<sup>1)</sup> Not subject to production test - verified by design/characterization.



### 4.4.2 On-chip Flash Operation

The XC161's Flash module delivers data within a fixed access time (see Table 17).

Accesses to the Flash module are controlled by the PMI and take 1+WS clock cycles, where WS is the number of Flash access waitstates selected via bitfield WSFLASH in register IMBCTRL. The resulting duration of the access phase must cover the access time  $t_{\rm ACC}$  of the Flash array. Therefore, the required Flash waitstates depend on the available speed grade as well as on the actual system frequency.

Note: The Flash access waitstates only affect non-sequential accesses. Due to prefetching mechanisms, the performance for sequential accesses (depending on the software structure) is only partially influenced by waitstates.

In typical applications, eliminating one waitstate increases the average performance by 5% ... 15 %.

**Table 17** Flash Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values			Unit
			Min.	Typ.	Max.	
Flash module access time (Standard)	$t_{ACC}$	CC	_	_	70 <sup>1)</sup>	ns
Flash module access time (Grade A)	$t_{ACC}$	CC	_	_	50 <sup>1)</sup>	ns
Programming time per 128-byte block	$t_{PR}$	CC	_	2 <sup>2)</sup>	5	ms
Erase time per sector	$t_{ER}$	CC	_	200 <sup>2)</sup>	500	ms

<sup>1)</sup> The actual access time is also influenced by the system frequency, so the frequency ranges are not fully linear. See **Table 18**.

Example: For an operating frequency of 40 MHz (clock cycle = 25 ns), Standard devices must be operated with 2 waitstates:  $((2+1) \times 25 \text{ ns}) \ge 70 \text{ ns}$ .

Grade A devices can be operated with 1 waitstate:  $((1+1) \times 25 \text{ ns}) \ge 50 \text{ ns}$ .

Table 18 indicates the interrelation of waitstates, system frequency, and speed grade.

Table 18 Flash Access Waitstates

Required Waitstates		Frequency Range for Flash Speed Grade A		
$0 \text{ WS (WSFLASH = } 00_{\text{B}})$	f <sub>CPU</sub> ≤ 16 MHz	$f_{\sf CPU} \le 20 \; \sf MHz$		
1 WS (WSFLASH = 01 <sub>B</sub> )	f <sub>CPU</sub> ≤ 28 MHz	$f_{CPU} \leq 40 \; MHz$		
2 WS (WSFLASH = 10 <sub>B</sub> )	f <sub>CPU</sub> ≤ 40 MHz	f <sub>CPU</sub> ≤ 40 MHz		

Note: The maximum achievable system frequency is limited by the properties of the respective derivative, i.e. 40 MHz (or 20 MHz for xxx-32F20F devices).

Data Sheet 69 V1.2, 2006-08

<sup>2)</sup> Programming and erase time depends on the system frequency. Typical values are valid for 40 MHz.



#### 4.4.3 External Clock Drive XTAL1

Table 19 External Clock Drive Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit
			Min.	Max.	
Oscillator period	$t_{\rm OSC}$	SR	25	250 <sup>1)</sup>	ns
High time <sup>2)</sup>	$t_1$	SR	6	_	ns
Low time <sup>2)</sup>	$t_2$	SR	6	_	ns
Rise time <sup>2)</sup>	$t_3$	SR	_	8	ns
Fall time <sup>2)</sup>	$t_4$	SR	_	8	ns

<sup>1)</sup> The maximum limit is only relevant for PLL operation to ensure the minimum input frequency for the PLL.

<sup>2)</sup> The clock input signal must reach the defined levels  $V_{\rm ILC}$  and  $V_{\rm IHC}$ .




Figure 16 External Clock Drive XTAL1


Note: If the on-chip oscillator is used together with a crystal or a ceramic resonator, the oscillator frequency is limited to a range of 4 MHz to 16 MHz.

It is strongly recommended to measure the oscillation allowance (negative resistance) in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the limits specified by the crystal supplier.

When driven by an external clock signal it will accept the specified frequency range. Operation at lower input frequencies is possible but is verified by design only (not subject to production test).




#### **Testing Waveforms** 4.4.4



 $V_{\rm IH}$  or  $V_{\rm II}$ , respectively.

MCD05556

Figure 17 **Input Output Waveforms** 



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs, but begins to float when a 100 mV change from the loaded  $V_{\rm OH}/V_{\rm OI}$  level occurs ( $I_{\rm OH}/I_{\rm OI}$  = 20 mA).

MCA05565

**Float Waveforms** Figure 18



# 4.4.5 External Bus Timing

Table 20 CLKOUT Reference Signal

Parameter	Symbol		Limits		Unit
			Min.	Max.	
CLKOUT cycle time	$tc_5$	CC	40/30/25 <sup>1)</sup>		ns
CLKOUT high time	$tc_6$	CC	8	_	ns
CLKOUT low time	$tc_7$	CC	6	_	ns
CLKOUT rise time	$tc_8$	CC	_	4	ns
CLKOUT fall time	$tc_9$	CC	_	4	ns

<sup>1)</sup> The CLKOUT cycle time is influenced by the PLL jitter (given values apply to  $f_{\text{CPU}}$  = 25/33/40 MHz). For longer periods the relative deviation decreases (see PLL deviation formula).




Figure 19 CLKOUT Signal Timing



### **Variable Memory Cycles**

External bus cycles of the XC161 are executed in five subsequent cycle phases (AB, C, D, E, F). The duration of each cycle phase is programmable (via the TCONCSx registers) to adapt the external bus cycles to the respective external module (memory, peripheral, etc.).

The duration of the access phase can optionally be controlled by the external module via the READY handshake input.

This table provides a summary of the phases and the respective choices for their duration.

**Table 21** Programmable Bus Cycle Phases (see timing diagrams)

Bus Cycle Phase	Parameter	Valid Values	Unit
Address setup phase, the standard duration of this phase (1 2 TCP) can be extended by 0 3 TCP if the address window is changed	$tp_{AB}$	1 2 (5)	TCP
Command delay phase	<i>tp</i> <sub>C</sub>	0 3	TCP
Write Data setup/MUX Tristate phase	$tp_{D}$	0 1	TCP
Access phase	$tp_{E}$	1 32	TCP
Address/Write Data hold phase	$tp_{F}$	0 3	TCP

Note: The bandwidth of a parameter (minimum and maximum value) covers the whole operating range (temperature, voltage) as well as process variations. Within a given device, however, this bandwidth is smaller than the specified range. This is also due to interdependencies between certain parameters. Some of these interdependencies are described in additional notes (see standard timing).

Data Sheet 73 V1.2, 2006-08



**Table 22** External Bus Cycle Timing (Operating Conditions apply)

Parameter	Symbol		Limits		Unit
			Min.	Max.	
Output valid delay for: RD, WR(L/H)	tc <sub>10</sub>	CC	1	15	ns
Output valid delay for: BHE, ALE	tc <sub>11</sub>	CC	-1	8	ns
Output valid delay for: A23 A16, A15 A0 (on PORT1)	<i>tc</i> <sub>12</sub>	CC	3	18	ns
Output valid delay for: A15 A0 (on PORT0)	<i>tc</i> <sub>13</sub>	CC	3	18	ns
Output valid delay for:	tc <sub>14</sub>	CC	3	16	ns
Output valid delay for: D15 D0 (write data, MUX-mode)	<i>tc</i> <sub>15</sub>	CC	3	19	ns
Output valid delay for: D15 D0 (write data, DEMUX-mode)	tc <sub>16</sub>	CC	2	16	ns
Output hold time for: RD, WR(L/H)	tc <sub>20</sub>	CC	-3	4	ns
Output hold time for: BHE, ALE	tc <sub>21</sub>	CC	0	11	ns
Output hold time for: A23 A16, A15 A0 (on PORT0)	tc <sub>23</sub>	CC	1	13	ns
Output hold time for:	tc <sub>24</sub>	CC	-2	4	ns
Output hold time for: D15 D0 (write data)	tc <sub>25</sub>	CC	1	13	ns
Input setup time for: READY, D15 D0 (read data)	tc <sub>30</sub>	SR	29	_	ns
Input hold time READY, D15 D0 (read data) <sup>1)</sup>	tc <sub>31</sub>	SR	-5	-	ns

<sup>1)</sup> Read data are latched with the same (internal) clock edge that triggers the address change and the rising edge of  $\overline{\text{RD}}$ . Therefore address changes before the end of  $\overline{\text{RD}}$  have no impact on (demultiplexed) read cycles. Read data can be removed after the rising edge of  $\overline{\text{RD}}$ .

Note: The shaded parameters have been verified by characterization. They are not subject to production test.






Figure 20 Multiplexed Bus Cycle






Figure 21 Demultiplexed Bus Cycle



#### **Bus Cycle Control via READY Input**

The duration of an external bus cycle can be controlled by the external circuitry via the READY input signal. The polarity of this input signal can be selected.

**Synchronous** READY permits the shortest possible bus cycle but requires the input signal to be synchronous to the reference signal CLKOUT.

**Asynchronous** READY puts no timing constraints on the input signal but incurs one waitstate minimum due to the additional synchronization stage. The minimum duration of an asynchronous READY signal to be safely synchronized must be one CLKOUT period plus the input setup time.

An active READY signal can be deactivated in response to the trailing (rising) edge of the corresponding command (RD or WR).

If the next following bus cycle is READY-controlled, an active READY signal must be disabled before the first valid sample point for the next bus cycle. This sample point depends on the programmed phases of the next following cycle.

Data Sheet 77 V1.2, 2006-08






Figure 22 READY Timing

Note: If the READY input is sampled inactive at the indicated sampling point ("Not Rdy") a READY-controlled waitstate is inserted ( $tp_{RDY}$ ),

sampling the READY input active at the indicated sampling point ("Ready") terminates the currently running bus cycle.

Note the different sampling points for synchronous and asynchronous READY. This example uses one mandatory waitstate (see  $tp_{\it E}$ ) before the READY input is evaluated.



#### **External Bus Arbitration**

 Table 23
 Bus Arbitration Timing (Operating Conditions apply)

Parameter	Symbol		Limits	
		Min.	Max.	
Input setup time for: HOLD input	<i>tc</i> <sub>40</sub> S	R 29	_	ns
Output delay rising edge for: HLDA, BREQ	<i>tc</i> <sub>41</sub> C	C -1	6	ns
Output delay falling edge for: HLDA	<i>tc</i> <sub>42</sub> C	C 1	15	ns

Note: The shaded parameters have been verified by characterization. They are not subject to production test.






Figure 23 External Bus Arbitration, Releasing the Bus

#### **Notes**

- 1. The XC161 will complete the currently running bus cycle before granting bus access.
- 2. This is the first possibility for  $\overline{BREQ}$  to get active.
- 3. The control outputs will be resistive high (pull-up) after being driven inactive (ALE will be low).






Figure 24 External Bus Arbitration, Regaining the Bus

#### **Notes**

- 1. This is the last chance for BREQ to trigger the indicated regain-sequence.

  Even if BREQ is activated earlier, the regain-sequence is initiated by HOLD going high. Please note that HOLD may also be deactivated without the XC161 requesting the bus.
- 2. The control outputs will be resistive high (pull-up) before being driven inactive (ALE will be low).
- 3. The next XC161 driven bus cycle may start here.



### Package and Reliability

# 5 Package and Reliability

# 5.1 Packaging

Table 24 Package Parameters

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
Green Package PG-TQFP-144-7	1		ı	- I	
Thermal resistance junction to case	$R_{ m \Theta JC}$	_	8	K/W	_
Thermal resistance junction to leads	$R_{ m \odot JL}$	_	40	K/W	_
Standard Package P-TQFP-144-19	-1	•	-1	1	•
Thermal resistance junction to case	$R_{\Theta \sf JC}$	_	6	K/W	_
Thermal resistance junction to leads	$R_{\Theta JL}$	_	18	K/W	_

### **Package Outlines**




Figure 25 PG-TQFP-144-7 (Plastic Green Thin Quad Flat Package)

Data Sheet 82 V1.2, 2006-08



# Package and Reliability




Figure 26 P-TQFP-144-19 (Plastic - Thin Quad Flat Package)



### Package and Reliability

# **5.2** Flash Memory Parameters

The data retention time of the XC161's Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed.

**Table 25** Flash Parameters (XC161, 256 Kbytes)

Parameter	Symbol	Limit Values		Unit	Notes	
		Min.	Max.			
Data retention time	$t_{RET}$	15	_	years	10 <sup>3</sup> erase/program cycles	
Flash Erase Endurance	$N_{ER}$	20 × 10 <sup>3</sup>	_	_	Data retention time 5 years	

Data Sheet 84 V1.2, 2006-08

www.infineon.com

Published by Infineon Technologies AG