



## Pin Description

Pin No.	Pin Name	Pin Type	Description
1	Enable	I	Enables outputs when high and disables when low
2	NC	NA	Leave unconnected or grounded
3	O2S0	I	Least significant bit for drive strength selection for Output 2
4	GND	Power	Ground
5	FS0	I	Least significant bit for frequency selection
6	FS1	I	Middle bit for frequency selection
7	FS2	I	Most significant bit for frequency selection
8	Output1	O	CMOS output 1
9	O1S0	I	Least significant bit for drive strength selection for output 1
10	O1S1	I	Most significant bit for drive strength selection for output 1
11	Output2	O	CMOS output 2
12	VDD2	Power	Power Supply for Output 2
13	VDD	Power	Power Supply
14	O2S1	I	Most significant bit for drive strength selection for output 2

## Operational Description

The DSC2011 is a dual output CMOS oscillator consisting of a MEMS resonator and a support PLL IC. The two CMOS outputs are generated through independent 8-bit programmable dividers from the output of the internal PLL. For temp ranges up to Industrial, two constraints are imposed on the output frequencies: 1)  $f_2 = M \times f_1 / N$ , where M and N are even integers between 4 and 254, 2)  $1.2\text{GHz} < N \times f_2 < 1.7\text{GHz}$ . Please consult factory for acceptable frequency combinations for other temp ranges.

The actual frequencies output by the DSC2011 are controlled by an internal pre-programmed memory (OTP). This memory stores all coefficients required by the PLL for up to eight different frequency combinations. Three control pins (FS0 – FS2) select the output frequency combination. Discera supports customer defined versions of the DSC2011. Standard frequency options are described in in the following sections.

The DSC2011 has independent control of the output voltage levels of the two outputs. The high voltage level of Output 1 is equal to the main supply voltage, VDD (pin 13). VDD2 (pin 12) sets the high voltage level of Output

2. VDD2 must be equal to or less than VDD at all times to insure proper operation. VDD2 can be as low as 1.65V.

When Enable (pin 1) is floated or connected to VDD, the DSC2011 is in operational mode. Driving Enable to ground will tri-state both output drivers (hi-impedance mode).

The DSC2011 has programmable output drive strength for each output. Using two control pins (OXS0-OXS1) for each output, the drive strength can be independently adjusted to match circuit board impedances to reduce power supply noise, overshoot/undershoot and EMI. Table 1 displays typical rise / fall times for the output with a 15pf load capacitance as a function of these control pins at VDD=3.3V and room temperature.

Table 1. Rise/Fall times for drive strengths

	Output Drive Strength Bits [OXS1, OXS0] - <b>Default [11]</b>			
	00	01	10	<b>11</b>
$t_r$ (ns)	1.6	1.4	1.2	<b>1.1</b>
$t_f$ (ns)	2.4	2.2	1.5	<b>1.4</b>

## Output Clock Frequencies

Table 2 lists the standard frequency configurations and the associated ordering information to be used in conjunction with the ordering code above. Customer defined combinations are available.

Table 2. Pre-programmed pin-selectable output frequency combinations

Ordering Info	Freq (MHz)	Freq Select Bits [FS2, FS1, FS0] – <b>Default is [111]</b>							
		000	001	010	011	100	101	110	<b>111</b>
E0001	f <sub>OUT1</sub>	27	25	50	54	48	24	24	<b>24</b>
	f <sub>OUT2</sub>	24	125	125	27	24	50	54	<b>27</b>
E0002	f <sub>OUT1</sub>	106.25	100	125	100	156.25	156.25	125	<b>156.25</b>
	f <sub>OUT2</sub>	25	100	50	50	25	125	25	<b>156.25</b>
E0004	f <sub>OUT1</sub>	24	75	125	48	74.25	148.5	50	<b>25</b>
	f <sub>OUT2</sub>	24	75	125	48	74.25	148.5	50	<b>25</b>
E0005	f <sub>OUT1</sub>	25	0*	0*	0*	0*	0*	0*	<b>25</b>
	f <sub>OUT2</sub>	25	0*	0*	0*	0*	0*	0*	<b>25</b>
E0006	f <sub>OUT1</sub>	27	74.175	74.25	148.35	148.5	0*	0*	<b>0*</b>
	f <sub>OUT2</sub>	13.5	37.0875	37.125	74.175	74.25	0*	0*	<b>0*</b>
E0007	f <sub>OUT1</sub>	24	0*	0*	0*	0*	0*	0*	<b>0*</b>
	f <sub>OUT2</sub>	40	0*	0*	0*	0*	0*	0*	<b>0*</b>
E0008	f <sub>OUT1</sub>	40	40	40	20	40	20	40	<b>20</b>
	f <sub>OUT2</sub>	200	128	120	120	100	100	80	<b>80</b>
EXXXX	f <sub>OUT1</sub>	Contact factory for additional configurations.							
	f <sub>OUT2</sub>								

Frequency select bit are weakly tied high so if left unconnected the default setting will be [111] and the device will output the associated frequency highlighted in **Bold**.


0\* – denotes invalid selection, output frequency is not specified.

## Absolute Maximum Ratings

Item	Min	Max	Unit	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	$V_{DD}+0.3$	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD	-		V	
	HBM	4000		
	MM	400		
CDM	1500			

Note: 1000+ years of data retention on internal memory

## Ordering Code




## Specifications (Unless specified otherwise: T=25° C, max CMOS drive strength)

Parameter		Condition	Min.	Typ.	Max.	Unit
Supply Voltage <sup>1</sup>	$V_{DD}$		2.25		3.6	V
Supply Current	$I_{DD}$	EN pin low – outputs are disabled		21	23	mA
Supply Current <sup>2</sup>	$I_{DD}$	EN pin high – outputs are enabled $C_L=15pF$ , $F_{O1}=F_{O2}=125$ MHz		32		mA
Frequency Stability	$\Delta f$	Includes frequency variations due to initial tolerance, temp. and power supply voltage			±10 ±25 ±50	ppm
Aging	$\Delta f$	1 year @25°C			±5	ppm
Startup Time <sup>3</sup>	$t_{SU}$	T=25°C			5	ms
Input Logic Levels						
Input logic high	$V_{IH}$		0.75 $\times V_{DD}$		-	V
Input logic low	$V_{IL}$		-		0.25 $\times V_{DD}$	
Output Disable Time <sup>4</sup>	$t_{DA}$				5	ns
Output Enable Time	$t_{EN}$				20	ns
Pull-Up Resistor <sup>2</sup>		Pull-up exists on all digital IO		40		k $\Omega$
<b>CMOS Outputs</b>						
Output Logic Levels						
Output logic high	$V_{OH}$	$I=\pm 6mA$	0.9 $\times V_{DD}$		-	V
Output logic low	$V_{OL}$		-		0.1 $\times V_{DD}$	
Output Transition time <sup>4</sup>		20% to 80% $C_L=15pf$				
Rise Time	$t_R$			1.1	2	ns
Fall Time	$t_F$			1.4	2	
Frequency	$f_0$	Commercial/Industrial temp range Automotive temp range	2.3		170 100	MHz
Output Duty Cycle	SYM		45		55	%
Period Jitter <sup>5</sup>	$J_{PER}$	$F_{O1}=F_{O2}=125$ MHz		3		ps <sub>RMS</sub>
Integrated Phase Noise	$J_{CC}$	200kHz to 20MHz @ 125MHz 100kHz to 20MHz @ 125MHz 12kHz to 20MHz @ 125MHz		0.3 0.38 1.7		ps <sub>RMS</sub>

### Notes:


- Pin 4  $V_{DD}$  should be filtered with 0.01uF capacitor.
- Output is enabled if Enable pad is floated or not connected.
- $t_{SU}$  is time to 100PPM stable output frequency after  $V_{DD}$  is applied and outputs are enabled.
- Output Waveform and Test Circuit figures below define the parameters.
- Period Jitter includes crosstalk from adjacent output.

**Nominal Performance Parameters** (Unless specified otherwise:  $T=25^{\circ}C$ ,  $V_{DD}=3.3V$ )




CMOS Phase jitter (integrated phase noise)

**Output Waveform: CMOS**



## Solder Reflow Profile




MSL 1 @ 260°C refer to JSTD-020C	
Ramp-Up Rate (200°C to Peak Temp)	3°C/Sec Max.
Preheat Time 150°C to 200°C	60-180 Sec
Time maintained above 217°C	60-150 Sec
Peak Temperature	255-260°C
Time within 5°C of actual Peak	20-40 Sec
Ramp-Down Rate	6°C/Sec Max.
Time 25°C to Peak Temperature	8 min Max.

## Package Dimensions

### 3.2 x 2.5 mm 14 Lead Plastic Package


#### External Dimensions

units: mm[inch]



#### Recommended Solder Pad Layout

units: mm[inch]



## Disclaimer:

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.