

XDPL8218 Digital Flyback Controller IC

XDP™ Digital Power

Data Sheet Revision 1.0

Features

- Single stage flyback controller with **[Power Factor Correction \(PFC\)](#page-42-0)**
- **[Secondary Side Regulated \(SSR\)](#page-42-0) [Constant Voltage \(CV\)](#page-41-0)** output
- Supports universal AC input (90 V_{rms} to 305 V_{rms}) and DC input
- High power quality from 33% to 100% load, with AC input up to 277 V_{rms}
- Typical **[Power Factor \(PF\)](#page-42-0)** > 0.98 and **[Total Harmonic Distortion \(THD\)](#page-42-0)** < 10%
- High efficiency with **[Quasi-Resonant Mode, switching in valley 1 \(QRM1\)](#page-42-0)** at high output power and frequency controlled **[Discontinuous Conduction Mode \(DCM\)](#page-41-0)** at medium output power
- Typical efficiency $> 90\%$
- Low standby power with **[Active Burst Mode \(ABM\)](#page-41-0)**
- Typical standby power < 100 mW (under flyback output no load condition)
- Low audible noise in **[ABM](#page-41-0)**
- Input overvoltage and undervoltage (Brown-in / Brown-out) protection
- Power limitation during brown-out, to better protect primary components from overheating and saturation
- Output power limitation and output undervoltage protection
- Output overvoltage protection and VCC overvoltage protection
- Configurable parameters, e.g. brown-out power limitation slope, protection thresholds and reaction (autorestart / latch-mode)
- Supports design of Class 2 drivers
- Low Bill of Materials

Product validation

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

Potential applications

• Front-stage **[PFC](#page-42-0)** converter of the Electronic Control Gear for LED luminaires

Description

Figure 1 Typical Application for XDPL8218

Note: The **[SSR](#page-42-0) [CV](#page-41-0)** output in **Figure 1** should not be used to directly drive the LEDs. For LED lighting application, it should be converted to constant current output by a second-stage DC-DC switching or linear regulator.

Description

The XDPL8218 is a high performance configurable single-stage **[SSR](#page-42-0)** flyback controller with high power factor, excellent standby power performance (< 100 mW typ.) and constant voltage output.

The digital core of the XDPL8218 and its advanced control algorithms provide multiple operation modes such as **[QRM1](#page-42-0)**, **[DCM](#page-41-0)** or **[ABM](#page-41-0)**. In addition, XDPL8218 includes an enhanced **[PFC](#page-42-0)** function which can partially compensate the effect of the input capacitance on power factor and harmonic distortion. With this functionality and smooth transition between the operation modes, the controller delivers high efficiency, high power factor and low harmonic distortion over wide load range.

Operating parameters such as protection features are digitally configurable. Infineon offers a user friendly **[Graphic User Interface \(GUI\)](#page-42-0)** for **[Personal Computer \(PC\)](#page-42-0)**s, allowing rapid engineering changes without the need for complex component design iterations. Functionality can be defined at the end of the production line. Multiple different power supplies can be built with the same hardware using different XDPL8218 parameter sets.

Note: By default, the configurable parameters of a new XDPL8218 chip from Infineon are empty, so it is necessary to configure them before any application testing.

The system performance and efficiency can be optimized using Infineon CoolMOS P7 power MOSFETs.

Table of contents

Table of contents

Table of contents

Pin configuration

1 Pin configuration

Pin assignments and basic pin description information are shown below.

Figure 2 Pinning of XDPL8218

Table 1 Pin definitions and functions

Functional block diagram

2 Functional block diagram

The functional block diagram shows the basic data flow from input pins via signal processing to the output pins.

Figure 3 XDPL8218 functional block diagram

3 Functional description

The functional description provides an overview about the integrated functions and features as well as their relationship. The mentioned parameters and equations are based on typical values at $T_A = 25^{\circ}$ C. The corresponding min. and max. values are shown in the electrical characteristics.

3.1 Regulated mode

In regulated mode, the FB pin voltage is periodically sampled and digitally filtered. Based on the filtered feedback voltage $V_{FB\,filtered}$ mapping, the mode of operation (**[QRM1](#page-42-0), [DCM](#page-41-0)** or **[ABM](#page-41-0)**) and the respective switching parameters (on-time, minimum switching period, pulse number) are selected. Whenever the regulated mode is entered after the startup phase, the filtered feedback voltage maximum limit $V_{FB\ filtered\ max}$ ramp is applied initially on the voltage mapping to prevent excessive output rise overshoot.

FB pin voltage sampling

To have a high signal-to-noise ratio, the FB pin voltage is sampled instantly after the leading edge blanking time $t_{CS,LEB}$, with the sampling rate based on the mode of operation.

• **[QRM1](#page-42-0)**/**[DCM](#page-41-0)**:

With the line synchronization established, the FB pin voltage is sampled 64 times per the synchronized AC input half sine wave period. For instance, with AC input frequency of 50 Hz, the synchronized half sine wave period should be approximately 10 ms. If the line synchronization is not established while operating in these modes, for example with DC input, the sampling rate would be 64 times per 9.823 ms.

• **[ABM](#page-41-0)**:

During **[ABM](#page-41-0)** sleep, the FB pin voltage cannot be sampled as the FB pin internal pull-up is deactivated in power saving mode PSMD2. During **[ABM](#page-41-0)** active time, the pull-up is re-enabled at a timing (based on n_{wakeun}) parameter) before the start of both burst pulsing and FB pin voltage sampling. If the line synchronization was established before **[ABM](#page-41-0)** entering, the sampling rate during burst pulsing would be 64 times per the last synchronized AC input half sine wave period. Otherwise, it would be 64 times per 9.823 ms.

Feedback voltage filtering

The filtering of the sampled feedback voltage depends on the mode of operation:

• **[QRM1](#page-42-0)**/**[DCM](#page-41-0)**:

After the controller is synchronized to the AC input half sine wave period for at least a duration based on $n_{\text{notch,blank}}$ parameter, the sampled feedback voltage is processed by a digital notch-filter with quality factor based on N_{quality} parameter, to suppress the double AC input frequency component of the feedback voltage. The notch filter has a transfer function of:

$$
N(s) = \frac{s^2 + \omega^2}{s^2 + \frac{\omega}{N_{\text{quality}}s + \omega^2}} \quad \text{with} \quad \omega = 2\pi \cdot 2f_{\text{line}}
$$

Equation 1

Whenever the condition above for notch filter activation is not met, the sampled feedback voltage is processed by a digital low pass filter. This low pass filter reduces the high frequency component, but cannot suppress the double AC input frequency component of the feedback voltage.

• **[ABM](#page-41-0)**:

In this mode, the sampled feedback voltage is processed by a digital low pass filter during the **[ABM](#page-41-0)** burst pulsing, to reduce the high frequency component.

Filtered feedback voltage mapping

[Figure 4](#page-7-0) shows how the filtered feedback voltage V_{FB,filtered} is mapped to the mode of operation (*[QRM1](#page-42-0)*, [DCM](#page-41-0), **[ABM](#page-41-0)**) and switching parameters (on-time, minimum switching period, pulse number).

Functional description

Figure 4 Filtered feedback voltage mapping

Note: With the enhanced **[PFC](#page-42-0)** feature enabled and V_{FB,filtered} being stable, in **[QRM1](#page-42-0)** and **[DCM](#page-41-0)**, the V_{FB,filtered} mapped on-time is not constant, but modulated with a function based on the estimated input voltage V_{inp} estimated output voltage V_{out} estimated output current, phase angle and a gain parameter named C_{FMI}. For more details, see **[Power factor correction](#page-16-0)**.

• **[QRM1](#page-42-0)**:

This mode maximizes the efficiency by switching on the MOSFET at the 1st valley of the primary auxiliary winding voltage V_{AUX}, as shown in **Figure 5**.

When $V_{FB, filtered}$ is $V_{FB,on}$ (1.2 V) or more, and its corresponding minimum switching period (based on the purple curve in **Figure 4**) is lower than the system 1st valley switching period $t_{\text{sw,OR1}}$ (see cyan curve in **Figure 4** as an example), the controller operates in **[QRM1](#page-42-0)** and the power transfer is controlled by regulating the on-time.

Figure 5 Switching waveforms in QRM1

• **[DCM](#page-41-0)**:

This mode switches on the MOSFET after the 1st valley of the primary auxiliary winding voltage V_{AUX} , as shown in **[Figure 6](#page-8-0)**.

Functional description

When $V_{FB, filtered}$ is between $V_{FB,ABM}$ (0.8 V) and $V_{FB,on}$ (1.2 V), the **[DCM](#page-41-0)** power transfer is controlled by regulating the switching period(frequency), with minimum on-time of $t_{on,min}(V_{in})$ which is adapted based on the estimated input voltage V_{in} .

When $V_{FB, filtered}$ is $V_{FB,on}$ (1.2 V) or more, and its corresponding minimum switching period (based on the purple curve in **[Figure 4](#page-7-0)**) is higher than the system 1st valley switching period $t_{sw,OR1}$ (see cyan curve in **[Figure 4](#page-7-0)** as an example), the controller operates in **[DCM](#page-41-0)** and the power transfer is controlled by regulating the on-time and switching period(frequency).

• **[ABM](#page-41-0)**:

•

During **[DCM](#page-41-0)** or **[QRM1](#page-42-0)**, if $V_{FB, filtered}$ is below $V_{FB,ABM}$ (0.8 V) for at least a duration based on $t_{blank,ABM}$ parameter, the controller enters **[ABM](#page-41-0)**. In **ABM**, the switching period $t_{sw,ABM}$ is fixed to a maximum value (50 μs) based on $f_{\text{sw,min}}$ (20 kHz), while the burst frequency is fixed based on f_{burst} parameter to minimize the audible noise.

The power transfer in **[ABM](#page-41-0)** is controlled by regulating the pulse number and the on-time, based on $V_{FB, filtered}$ taken at the last pulse of previous burst cycle, as shown in **Figure 7**. If $V_{FB,filtered}$ exceeds $V_{FB,ABM}$ (0.8 V), the controller enters **[DCM](#page-41-0)** or **[QRM1](#page-42-0)**.

Figure 7 Switching waveforms in ABM

When $V_{FB, filtered}$ is $V_{FB,min}$ or lower, the power transfer is minimum with ABM minimum on-time $t_{on,min,ABM}$ and minimum number of pulses per burst cycle $n_{ABM,min}$ being applied. As $t_{on,minABM}$ could be too short to ensure sufficient transformer demagnetization time, the output and input voltages may not be reflected and sensed correctly via ZCD pin. Hence, the output voltage protections are not available in **[ABM](#page-41-0)** and the input voltage protections can optionally be enabled using $EN_{\text{Vi}n,ABM}$ parameter.

On-time limits adaptation based on estimated input voltage

In **[DCM](#page-41-0)** and **[QRM1](#page-42-0)**, $t_{on,min,V,out,sense}(V_{in})$ variable is scaled to allow a desired minimum transformer demagnetization time based on $t_{min,demag}$ parameter at the peak of input voltage $V_{in,peak}$ for output voltage sensing up to the output overvoltage level parameter V_{outOV} via ZCD pin.

Equation 2

In **[DCM](#page-41-0)** and **[QRM1](#page-42-0)**, the minimum on-time of $t_{on,min}(V_{in})$ in **[Figure 4](#page-7-0)** is based on $t_{on,min}$ parameter or ton,min,V,out,sense(Vin) variable, whichever is higher, as shown in **Figure 8**.

$$
t_{\text{on}} > t_{\text{on,min}}(V_{\text{in}}) = \max[t_{\text{on,min,V,out,sense}}(V_{\text{in}}), t_{\text{on,min}}]
$$

Equation 3

In **[DCM](#page-41-0)** and **[QRM1](#page-42-0)**, for estimated input voltage V_{in} between lowest operational input voltage parameter $V_{in,low}$ and input overvoltage protection level parameter V_{inOV} , the maximum on-time of $t_{on,max}(V_{in})$ in **[Figure 4](#page-7-0)** is scaled to compensate the influence of input voltage on feedback gain, based on:

$$
t_{\text{on}} < t_{\text{on},\text{max}}(V_{\text{in}}) = t_{\text{on},\text{max, at, }V,\text{in, low}} \cdot \frac{V_{\text{in},\text{low}}}{V_{\text{in}}}
$$

Equation 4

Also, in **[DCM](#page-41-0)** and **[QRM1](#page-42-0)**, for estimated input voltage V_{in} below $V_{in,low}$, the maximum on-time of $t_{on,max}(V_{in})$ in **[Figure 4](#page-7-0)** is scaled based on the maximum on-time foldback gain parameter $P_{\text{foldback, gain}}$, for power limitation during brown-out.

$$
t_{\rm on} < t_{\rm on, max}(V_{\rm in}) = t_{\rm on, max, at, V, in, low} \cdot \left(1 - P_{\rm foldback, gain} \cdot \frac{V_{\rm in, low} - V_{\rm in}}{V_{\rm in, low}}\right)
$$

Equation 5

Figure 8 On-time limit adaptation based on estimated input voltage

Note: $t_{on,min}(V_{in})$ and $t_{on,max}(V_{in})$ are adapted once per half sine wave period. The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operation conditions, as explained in **[Line synchronization](#page-13-0)**.

Minimum switching period based on filtered feedback voltage

In **[DCM](#page-41-0)** and **[QRM1](#page-42-0)**, the minimum switching period or maximum switching frequency is not constant but dependent on the filtered feedback voltage $V_{FB, filtered}$, as shown in the purple curve in **[Figure 4](#page-7-0)**. $f_{sw,max}$ parameter denotes the maximum switching frequency when $V_{FB,filtered}$ is same as or higher than than $V_{FB,sw}$ (2.0 V).

When $V_{FB, filtered}$ is increased from $V_{FB,ABM}$ (0.8 V) to $V_{FB,sw}$ (2.0 V), the minimum switching period reduces from 1/ f_{sw,min} (50 μs) to 1/f_{sw,max}. During this change, the **[DCM](#page-41-0)** switching period t_{sw,DCM} follows the minimum switching period, and the transition from **[DCM](#page-41-0)** to **[QRM1](#page-42-0)** occurs when the minimum switching period becomes lower than the system 1^st valley switching period $t_\mathsf{sw,QR1}.$

MOSFET maximum current cycle by cycle limit adaptation based on estimated input voltage

For estimated input voltage V_{in} between the lowest operational input voltage parameter $V_{in,low}$ and highest operational input voltage parameter $V_{\text{in,high}}$, the regulated mode CS voltage level 1 for MOSFET maximum current cycle by cycle limit $V_{OCP1}(V_{in})$ is scaled between $V_{OCP1,at,V,in,low}$ and $V_{OCP1,at,V,in,high}$ parameters based on:

$$
V_{\text{OCP1}}(V_{\text{in}}) = V_{\text{OCP1, at, V, in, low}} - \left(V_{\text{OCP1, at, V, in, low}} - V_{\text{OCP, at, V, in, high}}\right) \cdot \frac{V_{\text{in}} - V_{\text{in, low}}}{V_{\text{in, high}} - V_{\text{in, low}}}
$$

Equation 6

For estimated input voltage V_{in} below $V_{in,low}$ and above $V_{in,high}$, $V_{OCP1}(V_{in})$ is $V_{OCP1,at,V,in,low}$ and $V_{OCP1,at,V,in,high}$ respectively.

When $V_{FB, filtered}$ is same as or higher than $V_{FB,max,map}$ parameter in **[Figure 4](#page-7-0)**, the power transfer is maximum, with the primary peak current based on maximum on-time of $t_{on,max}(V_{in})$ or CS voltage limit of $V_{OCP1}(V_{in})$.

By configuring V_{OCP1,at,V,in,high} lower than V_{OCP1,at,V,in,low}, as shown in *Figure 9*, the maximum output power can be better limited at high input voltage.

Figure 9 Adaptive CS pin voltage level 1 for MOSFET maximum current cycle by cycle limit based on estimated input voltage

Note: A typical leading edge blanking time $t_{CS,LEB}$ of 480 ns applies on $V_{OCP1}(V_{in})$.

Note: $V_{\text{OCP1}}(V_{\text{in}})$ is adapted once per half sine wave period. The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operation conditions, as explained in **[Line](#page-13-0) [synchronization](#page-13-0)**.

Feedback voltage maximum limit

Whenever the regulated mode is entered, the filtered feedback voltage maximum limit $V_{FB\,filtered,max}$ is ramped up from $V_{FR\ limit\ start}$ (1.2 V) to V_{BFE} (2.428 V), with incremental voltage step based on $V_{FR\ limit\ step}$ parameter and time step based on the half sine wave period.

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operation conditions, as explained in **[Line synchronization](#page-13-0)**.

As shown in **Figure 10**, when $V_{FB, filtered}$ is higher than $V_{FB, filtered,max}$ initially in the regulated mode entering, the feedback voltage mapping is based on $V_{FB, filtered,max}$ ramp, in order to prevent excessive output rise overshoot during startup. When $V_{FB, filtered}$ gets lower than $V_{FB, filtered,max}$, the feedback voltage mapping is then based on VFB,filtered.

Figure 10 Feedback voltage maximum limit

3.2 Configurable gate voltage rising slope at GD pin

The gate drive peak voltage $V_{GD,pk}$ is 12 V with sufficient Vcc voltage supply. To achieve a good balance of switching loss and **[Electro-Magnetic Interference \(EMI\)](#page-42-0)**, the gate voltage rising slope which determines the MOSFET switching on speed can be controlled, by configuring the gate driver peak source current $I_{GD,pk}$ parameter (Configurable range: 30 mA to 180 mA). This saves two components (see D_{fastoff} , R_{slowon} in **Figure 11**), which are conventionally added for the same purpose.

Figure 11 Configurable gate voltage rising slope and component saving

3.3 Startup

The startup phase is entered upon checking the startup conditions (e.g. input voltage, **[IC](#page-42-0)** temperature) are within limits. During the startup phase, the soft start phase is initiated and followed by the output charging phase. After the startup phase is ended without any protection triggering, the regulated mode is entered for output regulation based on the feedback voltage mapping.

To estimate the input voltage level before startup, ZCD pin signal is measured during a single pulse generated on GD pin. This single pulse has an on-time based on the pre-start CS pin maximum voltage limit of $V_{OCP1,init}$ or 8 times of the leading edge blanking time $t_{CS,LEB}$ (e.g. 8 $*$ 480 ns = 3.84 µs typ.). If the estimated input voltage or any other startup conditions are not within limits, startup phase is not entered and this single pulse will be generated again after an auto-restart duration.

The startup phase consists of soft start phase and output charging phase. The soft start phase is to minimize the component stress during startup, while the output charging phase is to fast charge the output voltage for fast VCC voltage self supply takeover from the primary auxiliary winding.

During soft start phase, the switching frequency is fixed as 20 kHz. The MOSFET current is limited in the first soft start step based on CS pin maximum voltage limit of $V_{start,OCP1}/(n_{ss} + 1)$, where $V_{start,OCP1}$ is the parameter for the output charging phase CS pin maximum voltage limit and n_{ss} is the parameter for the number of soft start steps. The soft start phase CS pin maximum voltage limit is increased by $V_{start,OCP1}/(n_{ss} + 1)$ after each soft start step until $V_{\text{start, OCP1}}$ is reached, and the typical duration of each soft start step is 0.5 ms.

During output charging phase, the output voltage is fast charged with MOSFET switching pulses based on either the output charging phase CS pin maximum voltage limit of $V_{start, OCP1}$ or the maximum on time of $t_{on,max}(V_{in})$ in **[QRM1](#page-42-0)**. To exit the startup phase and enter the regulated mode without triggering the startup output undervoltage protection, the ZCD pin estimated output voltage V_{out} has to either reach the output charging voltage set-point of $V_{\text{out-star}}$ before the maximum allowable startup phase duration of $t_{\text{start,max}}$ is reached (see example in *Figure 12*), or reach at least the startup output undervoltage protection level of V_{outUV,start} at the timing of $t_{start,max}$.

 $t_{\text{start,max}}$ parameter can be indirectly configured with VCC capacitance parameter C_{VCC} , based on:

 $t_{\text{start, max}}$ = 967 \cdot C_{VCC}

Equation 7

Note: A typical leading edge blanking time $t_{\text{CS,LEB}}$ of 480 ns applies on $V_{\text{OCP1,init}}$, $V_{\text{start,OCP1}}$ and the CS pin maximum voltage limit for every soft start step starting from $V_{\text{start,OCP1}}/(n_{\text{ss}} + 1)$.

3.4 Line synchronization

In **[QRM1](#page-42-0)** and **[DCM](#page-41-0)**, the XDPL8218 synchronizes most of its operation to the AC input half sine wave period or the rectified AC input frequency, via the HV pin. For instance, based on AC input frequency of 50 Hz, the line synchronization should be based on the rectified AC input frequency of 100 Hz or AC input half sine wave period of 10 ms. Such line synchronization is necessary for the digital notch filter in suppressing the double AC input frequency component of the feedback voltage, to achieve good **[PFC](#page-42-0)**. It is also used for the enhanced **[PFC](#page-42-0)** in compensating the input current displacement caused by the line filter and DC link filter capacitor. If the line synchronization is not established while operating in these modes, for example with DC input or during startup, the controller would synchronize its operation based on an internally preset half sine wave period of approximately 9.823 ms.

Line synchronization is not possible while the controller operates in **[ABM](#page-41-0)**, due to the sleep mode entering for power saving. In **[ABM](#page-41-0)**, the controller would synchronize its operation based on an internally preset half sine wave period of approximately 9.823 ms.

Attention: For proper line synchronization, the VCC voltage needs to be below V_{SELF}, while the AC input **should be a stable sine wave with frequency between 45 Hz and 66 Hz. Additionally, the rectified AC input connected to the HV pin via external resistor also should not have excessive noise.**

3.5 Input voltage and output voltage estimation

XDPL8218 estimates the input voltage and output voltage based on the ZCD pin switching signal. As shown in the waveform example in **[Figure 13](#page-14-0)**, the transformer primary auxiliary winding voltage V_{AUX} contains information on the reflected input voltage and reflected output voltage, which can be measured at ZCD pin using a resistor divider.

Functional description

Figure 13 Flyback switching waveform example in QRM1

3.5.1 Output voltage estimation

The output voltage is estimated by sensing the reflected output voltage signal from the transformer primary auxiliary winding voltage V_{AUX} , when the MOSFET is switched off and near the end of transformer demagnetization. A resistor divider with $R_{ZCD,1}$ and $R_{ZCD,2}$ adapts the voltage at ZCD pin based on its operational range, while a ZCD pin filter capacitor C_{ZCD} is needed for noise filtering, as shown in *[Figure 14](#page-15-0)*.

Based on the sampled *ZCD* pin voltage V_{ZCD,SH} at the timing of t_{ZCD,sample} shown in **Figure 13**, which is approximately a quarter of oscillation period ($T_{osc}/4$) before the 1st zero crossing of V_{AUX} , a ratio of the reflected output voltage signal from V_{AUX} is sensed. The interval of each $V_{ZCD,SH}$ sampling is approximately 1/64 of the half sine wave period, while the oscillation period T_{osc} is measured once before startup and updated every 7th half sine wave period after entering the regulated mode.

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **[Line synchronization](#page-13-0)**.

Note: As V_{AUX} zero crossing can only be detected by the **[IC](#page-42-0)** via ZCD pin upon its internal analog delay plus external delay caused by C_{ZCD}, t_{ZCDPD} parameter fine-tuning is needed to compensate such delays, to have the proper timing of $t_{ZCD,sample}$ for output voltage estimation.

Attention: **Please note that the transformer demagnetization time tdemag has to be longer than 2.0 μs to ensure that the reflected output voltage can be sensed properly at the ZCD pin.**

The estimated output voltage V_{out} is based on:

$$
V_{\text{out}} = V_{\text{ZCD, SH}} \cdot \frac{R_{\text{ZCD,1}} + R_{\text{ZCD,2}}}{R_{\text{ZCD,2}}} \cdot \frac{N_s}{N_a} - V_d
$$

Equation 8

Where $N_{\tt s}$ is the transformer secondary main winding turns, $N_{\tt a}$ is the transformer primary auxiliary winding turns and V_d is the secondary main output diode forward voltage (assumed by the controller as 0.7 V).

Figure 14 Output voltage estimation based on $V_{\text{ZCD,SH}}$

The estimated output voltage V_{out} is used for output voltage protections and the enhanced **[PFC](#page-42-0)** (EPFC). Therefore, it is important to ensure that <mark>[IC](#page-42-0)</mark> parameters $R_{\sf ZCD,1}$, $R_{\sf ZCD,2}$, $N_{\sf s}$ and $N_{\sf a}$ are configured as per the actual system hardware dimensioning.

Attention: **Output voltage estimation and its related protections are not available while the controller operates in [ABM.](#page-41-0) As an indirect overvoltage protection for the output, the VCC overvoltage protection can be used.**

3.5.2 Input voltage estimation

The input voltage is estimated by sensing the reflected input voltage signal from the transformer primary auxiliary winding voltage V_{AUX} , when the MOSFET is switched on. As the reflected input voltage signal is a negative voltage which cannot be sensed directly, the voltage at ZCD pin is clamped to a negative voltage of V_{INPCLN} . A resistor divider with $R_{ZCD,1}$ and $R_{ZCD,2}$ adapts -/_{IV} which is the clamping current flowing out of ZCD pin, based on its operational range, while a ZCD pin filter capacitor C_{ZCD} is needed for noise filtering, as shown in **[Figure 15](#page-16-0)**.

Based on the sampled clamping current - I_{IV} at the timing of $t_{CS,sample}$ shown in **[Figure 13](#page-14-0)**, which is at the end of on-time, the reflected input voltage signal from V_{AUX} is sensed. The interval of each - I_{IV} sample is approximately 1/64 of the half sine wave period.

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operation conditions, as explained in **[Line synchronization](#page-13-0)**.

The estimated peak input voltage $V_{in,peak}$ over a half sine wave period is based on:

Functional description

$$
V_{\text{in, peak}} = \max \left\{ \frac{N_p}{N_a} \cdot \left[\left(-I_{\text{IV}} - \frac{V_{\text{INPCLN}}}{R_{\text{ZCD},2}} \right) \cdot R_{\text{ZCD},1} - V_{\text{INPCLN}} \right] + \frac{R_{\text{in}}}{R_{\text{CS}}} \cdot V_{\text{CS, peak}} \right\}
$$

Equation 9

Where $N_{\sf p}$ is the primary main winding turns, $N_{\sf a}$ is the primary auxiliary winding turns, $R_{\sf CS}$ is the CS pin shunt resistor value, $V_{CS,peak}$ is the peak CS pin voltage, and R_{in} is the fine-tuning parameter for input voltage sensing accuracy improvement by compensating the switching frequency voltage ripple on $C_{DC,filter}$.

Regardless of the actual input voltage is AC or DC, the estimated input voltage V_{in} in rms value is assumed by the controller as 0.707 of $V_{in,peak}$. The update rate of V_{in} is once per half sine wave period.

$$
V_{\text{in}} = 0.707 \cdot V_{\text{in, peak}}
$$

Equation 10

Figure 15 Input voltage estimation based on $-I_{\text{IV}}$

The estimated input voltage V_{in} is used for input voltage protections and the enhanced **[PFC](#page-42-0)** (EPFC). Therefore, it is important to ensure that <mark>[IC](#page-42-0)</mark> parameters R_{ZCD,1}, R_{ZCD,2}, N_p, N_a and R_{CS} are configured as per the actual system hardware dimensioning.

Attention: Input voltage protections in [ABM](#page-41-0) can optionally be enabled using EN_{Vin,ABM} parameter.

3.6 Power factor correction

Upon the line synchronization is established in **[QRM1](#page-42-0)** and **[DCM](#page-41-0)** for at least a duration based on $n_{\text{notch, blank}}$ parameter, the double AC input frequency component of the feedback voltage is suppressed by the digital notch filter, to achieve good **[PFC](#page-42-0)**, while regulating the output based on Voltage Mode Control. The notch filter quality factor is based on N_{quality} parameter.

For better **[PFC](#page-42-0)**, the patented enhanced **PFC** (EPFC) feature can be enabled by configuring C_{EMI} parameter value above zero and fine-tuning the value, to compensate the input current displacement effect which is mainly caused by the DC link filter capacitor $C_{DC,filter}$. With this feature enabled and $V_{FB,filtered}$ being stable, in **[QRM1](#page-42-0)** and **[DCM](#page-41-0)**, the V_{FB filtered} mapped on-time is not constant, but modulated with a function based on the estimated input voltage V_{in} , estimated output voltage V_{out} , estimated output current, phase angle and modulation gain of C_{FMI} parameter value.

The enhanced **[PFC](#page-42-0)** (EPFC) feature can also be disabled by configuring C_{EMI} parameter as zero.

3.7 Protection features

Protections ensure the operation of the controller under restricted conditions. The protection monitoring signal(s) sampling rate, protection triggering condition(s) and protection reaction are described in this section.

Attention: **The sampled protection monitoring signal accuracy is subjective to the digital quantization, tolerances of components (including [IC\)](#page-42-0) and estimations with indirect sensing (e.g. input and output voltage estimations based on ZCD, CS pin signals), while the protection level triggering accuracy is subjective to the sampled signal accuracy, sampling delay, indirect sensing delay (e.g. reflected output voltage signal cannot be sensed by ZCD pin near AC input phase angle of 0° and 180°) and blanking time.**

3.7.1 Primary MOSFET overcurrent protection

 V_{OCP2} denotes the CS pin voltage level 2 for primary MOSFET overcurrent protection. Under the single fault condition of shorted primary main winding, the primary MOSFET overcurrent protection is triggered when the CS pin voltage exceeds V_{OCP2} for longer than a blanking time based on t_{CSOCP2} parameter. The level of V_{OCP2} is automatically selected out of 0.6 V, 0.8 V, 1.2 V and 1.6 V, whichever is higher than and the closest to the VOCP1,at,V,in,low parameter value.

The reaction of primary MOSFET overcurrent protection is fixed as auto-restart.

3.7.2 Output undervoltage protection

In case of a short or an overload on the output, the output voltage may drop to a low level. The output undervoltage protection can be triggered, if the condition is met by monitoring the estimated output voltage Vout based on the ZCD pin switching signal (see **[Output voltage estimation](#page-14-0)** for details).

 $EN_{\text{UVP-Your}}$ parameter refers to the enable switch for the regulated mode output undervoltage protection. In regulated mode, if $EN_{UVP\text{Vout}}$ parameter is enabled and the estimated output voltage V_{out} is lower than V_{outUV} parameter for longer than a blanking time of $t_{\text{VoutUV, blank}}$ parameter, the regulated mode output undervoltage protection is triggered. The reaction of regulated mode output undervoltage protection is configurable to either auto-restart or latch mode based on Reaction UVP Vout parameter.

Attention: **Regulated mode output undervoltage protection is not available while the controller operates in [ABM](#page-41-0).**

Figure 16 Regulated mode output undervoltage protection

In startup phase, if the estimated output voltage V_{out} is lower than $V_{\text{outUV,start}}$ parameter over a timeout period of $t_{\text{start max}}$ parameter, the startup output undervoltage protection is triggered. $t_{\text{start max}}$ parameter refers to the maximum allowable duration of the startup phase, which consists of soft-start phase and output charging phase. It can be indirectly configured with VCC capacitance parameter C_{VCC} , based on **[Equation 7](#page-12-0)**.

The reaction of startup output undervoltage protection is fixed as auto-restart.

Figure 17 Normal startup and startup output undervoltage (short) protection waveforms

3.7.3 Output overvoltage protection

In case of FB pin open, the output voltage may rise to a high level. The output overvoltage protection can be triggered, if the condition is met by monitoring the estimated output voltage V_{out} based on the ZCD pin switching signal (see **[Output voltage estimation](#page-14-0)** for details).

If the estimated output voltage V_{out} is higher than V_{outOV} for longer than a blanking time, the output overvoltage protection is triggered. The output overvoltage protection blanking time is typically a quarter of the half sine wave period. The reaction of the output overvoltage protection is configurable to auto-restart or latch-mode based on Reaction_{OVP, Yout} parameter.

- Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **[Line synchronization](#page-13-0)**.
- **Attention**: **Output overvoltage protection is not available while the controller operates in [ABM.](#page-41-0)**

Attention: It is mandatory to ensure that V_{outOV} is configured well below the actual output capacitor **voltage rating Vout,cap,rating ,while the Vout,cap,rating is not exceeded in actual testing with all the necessary test conditions. The protection level triggering accuracy is subjective to the sampled signal accuracy, sampling delay, indirect sensing delay (e.g. reflected output voltage signal cannot be sensed by ZCD pin near AC input phase angle of 0° and 180°) and blanking time.**

Figure 18 Output overvoltage protection

3.7.4 Transformer demagnetization time shortage protection

In case of insufficient transformer demagnetization time, the reflected output voltage signal cannot be properly sensed via the ZCD pin. If such condition presents for longer than 50% of a half sine wave period, the protection will be triggered. The reaction of this protection is fixed as auto-restart.

- Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **[Line synchronization](#page-13-0)**.
- **Attention**: **Transformer demagnetization time shortage protection is not available while the controller operates in [ABM.](#page-41-0)**

3.7.5 Minimum input voltage startup check and input undervoltage protection

By monitoring the estimated input voltage V_{in} based on the ZCD pin and CS pin switching signals (see *[Input](#page-15-0)* **[voltage estimation](#page-15-0)** for details), the minimum input voltage startup check can be performed, and the input undervoltage protection can be triggered if the condition is met.

 EN_{LWPIn} parameter refers to the enable switch for the minimum input voltage startup check (based on $V_{\text{in},\text{start},\text{min}}$ and input undervoltage protection (based on V_{inUV}).

Note: $V_{\text{in.start.min}}$ parameter refers to the minimum input voltage level for startup, while V_{inUV} parameter refers to the input undervoltage protection level.

During pre-startup check, if $EN_{\text{UVP,In}}$ parameter is enabled and the estimated input voltage V_{in} is lower than $V_{\text{in start,min}}$, the startup phase will not be entered and the protection reaction of auto-restart will be performed. Upon startup and in the regulated mode, the input undervoltage protection triggering condition depends on the operating mode:

• **[QRM1](#page-42-0)**/**[DCM](#page-41-0)**:

If EN_{UVPIn} parameter is enabled and the estimated input voltage V_{in} is lower than V_{inUV} for longer than a blanking time, the input undervoltage protection will be triggered. The blanking time of the input undervoltage protection is typically 10 half sine wave periods.

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **[Line synchronization](#page-13-0)**.

• **[ABM](#page-41-0)**:

If $EN_{UVP,In}$ parameter is enabled, $EN_{VIN,ABM}$ parameter is enabled and the estimated input voltage V_{in} is lower than V_{inUV} for longer than a blanking time, the input undervoltage protection will be triggered. The blanking time of the input undervoltage protection is typically 10 burst periods.

Note: EN_{VIN ABM} refers to the enable switch for input voltage protections in Active Burst Mode (ABM).

The reaction of the input undervoltage protection is fixed as auto-restart.

3.7.6 Maximum input voltage startup check and input overvoltage protection

By monitoring the estimated input voltage Vin based on the ZCD pin and CS pin switching signals (see **[Input](#page-15-0) [voltage estimation](#page-15-0)** for details), the maximum input voltage startup check can be performed, and the input overvoltage protection can be triggered if the condition is met.

 $EN_{OVP In}$ parameter refers to the enable switch for the maximum input voltage startup check (based on $V_{\text{in.start.max}}$) and input overvoltage protection (based on V_{inOV}).

Note: $V_{\text{in.start.max}}$ parameter refers to the maximum input voltage level for startup, while V_{inOV} parameter refers to the input overvoltage protection level.

During pre-startup check, if EN_{OVPIn} parameter is enabled and the estimated input voltage V_{in} is higher than $V_{\text{in.start.max}}$, the startup phase will not be entered and the protection reaction of auto-restart will be performed. Upon startup and in the regulated mode, the input overvoltage protection triggering condition depends on the operating mode:

• **[QRM1](#page-42-0)**/**[DCM](#page-41-0)**:

If EN_{OVPIn} parameter is enabled and the estimated input voltage V_{in} is higher than V_{inOV} for longer than a blanking time, the input overvoltage protection will be triggered. The blanking time of the input overvoltage protection is typically 10 half sine wave periods.

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **[Line synchronization](#page-13-0)**.

• **[ABM](#page-41-0)**:

If $EN_{\text{OVP,In}}$ parameter is enabled, $EN_{\text{VIN-ABM}}$ parameter is enabled and the estimated input voltage V_{in} is higher than V_{inOV} for longer than a blanking time, the input overvoltage protection will be triggered. The blanking time of the input overvoltage protection is typically 10 burst periods.

Note: EN_{VIN, ABM} refers to the enable switch for input voltage protections in Active Burst Mode (ABM)

The reaction of the input overvoltage protection is fixed as auto-restart.

3.7.7 VCC undervoltage lockout

The **[Undervoltage Lockout \(UVLO\)](#page-43-0)** is implemented in the hardware. It ensures the enabling and disabling of the **[IC](#page-42-0)** operation based on the defined thresholds of the operating supply voltage V_{VCC} at the VCC pin.

The **[UVLO](#page-43-0)** contains a hysteresis with the voltage thresholds V_{VCCon} for enabling the controller and V_{UVOFF} for disabling the controller. Once the mains input voltage is applied, current flows through an external resistor into the HV pin via the integrated depletion cell and diode to the VCC pin. The controller is enabled once V_{VCC} exceeds the V_{VCCon} threshold and V_{VCC} will then start to drop. For normal startup, V_{VCC} supply should be taken over by either external supply or the self-supply via the auxiliary winding before V_{VCC} drops to V_{UVOFF} .

3.7.8 VCC undervoltage protection

In regulated mode, if $EN_{VCC,UVP}$ parameter is enabled and the sampled VCC voltage is lower than the VCC undervoltage protection level $V_{VCC,min}$ for longer than the blanking time of $t_{VCCUV,blank}$ parameter, the VCC undervoltage protection will be triggered. The VCC undervoltage protection reaction is fixed as auto-restart.

The VCC voltage is sampled 63 times per half sine wave period.

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **[Line synchronization](#page-13-0)**.

3.7.9 VCC overvoltage protection

If the sampled VCC voltage is higher than the VCC overvoltage protection level $V_{VCC,max}$, the VCC overvoltage protection will be triggered. The VCC overvoltage protection reaction is configurable to auto-restart or latchmode based on Reaction $V_{\text{CC,OVP}}$ parameter.

The VCC voltage is sampled 63 times per half sine wave period.

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **[Line synchronization](#page-13-0)**.

3.7.10 IC overtemperature protection

If the sampled <mark>[IC](#page-42-0)</mark> junction temperature $T_{\rm j}$ is higher than $\tau_{\rm critical}$ parameter, the **IC** overtemperature protection will be triggered. The protection reaction is fixed as auto-restart, while the maximum junction temperature for startup and restart $T_{\text{start,max}}$ is fixed as 4°C below T_{critical} .

The <mark>*[IC](#page-42-0)* junction temperature T_j is sampled 1 time per half sine wave period.</mark>

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **[Line synchronization](#page-13-0)**.

If $T_{critical}$ is configured above 119°C, the maximum switching frequency parameter $f_{sw,max}$ cannot be configured above 136.4 kHz. If $T_{critical}$ is 119°C or below, the maximum configurable $f_{sw,max}$ value is 180.8 kHz.

Attention: **[IC](#page-42-0) lifetime is not guaranteed when operating junction temperature is above 125°C, which is possible if Tcritical is configured above 119°C, with temperature sensing tolerance of ± 6°C.**

Figure 19 IC overtemperature protection

3.7.11 Other protections

- A hardware weak pull-up protects against an open CS pin. The reaction of this protection reaction is autorestart.
- A firmware watchdog triggers a protection if the ADC hardware cannot provide all necessary information within a defined time period. This may occur if timing requirements for the ADC are exceeded. The reaction of this protection is fast auto-restart.
- A hardware watchdog checks correct execution of firmware. A protection is triggered in the event that the firmware does not service the watchdog within a defined period. The reaction of this protection is autorestart.
- A hardware parity check triggers a protection if a bit in the memory changes unintentionally. The reaction of this protection is auto-restart.
- A firmware **[Cyclic Redundancy Check \(CRC\)](#page-41-0)** at each startup verifies the integrity of firmware and parameters. The reaction of this protection is stop mode.
- A firmware task execution watchdog triggers a protection if the firmware tasks are not executed as expected. The reaction of this protection is auto-restart.
- A protection is triggered if the configurable parameter values are empty at startup. The reaction of this protection is stop mode.
- A protection is triggered if no reflected input voltage signal sensed from the ZCD pin at startup. The reaction of this protection is stop mode.

3.7.12 Protection reactions

The sequence of a protection reaction (not including hardware restart reaction) is as follows:

1. Upon triggering a protection, the gate driver is disabled within a maximum time, which is 1/512 of the half sine wave period.

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **[Line synchronization](#page-13-0)**.

- **2.** The reaction depends on the triggered protection:
	- In case of latch mode, the application will enter latch mode at this time. No further sequence is done until VCC voltage drops below V_{UNOFF} .
	- In case of auto-restart reaction, the controller will enter power saving mode PSMD2 with the autorestart time based on $t_{\text{auto, restart}}$ parameter.
	- In case of fast auto-restart reaction, the controller will enter power saving mode PSMD2 with the fast auto-restart time of 0.4 sec.

- Note: For stop mode, if there is no external voltage supply for the VCC, the VCC voltage will drain to V_{UNOFF} and a hardware restart will be performed.
- **3.** After the (fast) auto-restart time is expired, the controller executes a single discharge pulse of duration t_{nw} . This pulse partially discharges the capacitance after the bridge rectifier to improve accuracy of the next prestartup input voltage check.
- **4.** Any auto restart may include a new VCC charging cycle. The recharging time of VCC via HV pin current depends on the input voltage level and VCC level at the time when the (fast) auto-restart time is expired.
- **5.** The power stage will enable its gate driver for pre-startup check. If the conditions for pre-startup check are within limits, the startup phase is entered and followed by the regulated mode. During this time, if any protection is triggered, the sequence of a protection reaction (not including hardware restart reaction) starts again from step number 1 above.

3.8 Debug mode

If an unexpected system protection was triggered during testing, the Debug_{Mode} parameter can be enabled to enter stop mode reaction upon the protection triggering (except for VCC undervoltage lockout), to read out the firmware status code. For example in **Figure 20**, the firmware status code readout in the **[GUI](#page-42-0)** shows a number of 0040_H (in red color), which indicates that the input undervoltage protection has been triggered.

Note: If there is no protection being triggered, the firmware status code should be 0000 $_H$ (in black color).

Note: Debug_{Mode} parameter should only be enabled for debugging purpose. For actual application running, it has to be disabled.

Figure 20 Firmware status code readout for debugging

Please refer the design guide for the recommended setup & procedures to read out the firmware status code in debug mode.

Note: For latch mode, auto-restart and fast auto-restart reactions, the internal HV startup cell is automatically enabled and disabled during this sequence, in order to keep the VCC voltage between the V_{UVLO} and V_{OVLO} thresholds.

4 List of Parameters

This list provides information about the configurable and fixed parameters.

This document uses symbols to ease the readability of formulas. As some tools do not support this format, the symbols are translated into plain text using underscores. For example, the parameter $f_{sw,max}$ translates to f_sw_max.

All parameter values are typical settings. The accuracy might vary due to digital quantization and tolerances.

Note: By default, the configurable parameters of a new XDPL8218 chip from Infineon are empty, so it is necessary to configure them before any application testing.

List of configurable parameters

Symbol	Basic description	Example	Minimum value	Maximum value
$N_{\rm p}$	Transformer primary main winding turns	32	1	300
$N_{\rm s}$	Transformer secondary main winding turns	10	1	300
$N_{\rm a}$	Transformer primary auxiliary winding turns	3	1	300
$L_{\rm p}$	Transformer nominal primary main winding inductance	0.544 mH	Refer GUI	3 mH
R_{CS}	Current sense resistor value	0.2Ω	0.1Ω	3Ω
$R_{\text{ZCD},1}$	<i>ZCD</i> series resistor value	$27 k\Omega$	Refer GUI	Refer GUI
R _{ZCD,2}	ZCD shunt resistor value	$3.9 k\Omega$	Refer GUI	Refer GUI
C_{VCC}	VCC capacitor value	$22 \mu F$	Refer GUI	$100 \mu F$
$V_{\text{out,cap,rating}}$	Main output capacitor voltage rating	80 V	10V	450V
$R_{\rm HV}$	HV series resistor value	52 k Ω	Refer GUI	255 kΩ
^I GD,pk	Gate driver peak source current	30 mA	30 mA	108 mA

Table 2 Configurable parameters for hardware configuration

Table 3 Configurable parameters for startup

Table 4 Configurable parameters for protections

Symbol Basic description Example Minimum value Maximum value $V_{\text{OCP1.at.V.in,low}}$ Regulated mode CS pin voltage level 1 for MOSFET max. current cycle by cycle limit at lowest operational input voltage $(V_{in,low})$ 0.52 V Refer GUI 1.08 V $V_{\text{OCP1.at.V.in,high}}$ Regulated mode CS pin voltage level 1 for MOSFET max. current cycle by cycle limit at highest operational input voltage $(V_{in,high})$ 0.34 V | Refer GUI $|V_{OCP1,at,V,in,low}|$ $V_{\text{in,low}}$ Lowest operational input voltage (rms in case of AC input) 82 V $|V_{\text{inUV}}|$ $|V_{\text{in,high}}|$ $V_{\text{in,high}}$ Highest operational input voltage (rms in case of AC input) 325 V $V_{\text{in,low}}$ V_{inOV} t_{CSOCP2} MOSFET overcurrent protection blanking time \vert 240 ns \vert 100 ns \vert Refer GUI Reaction_{OVP, Vou} t Output overvoltage protection reaction and Auto-Restart Auto-Restart Latch-Mode VoutOV Output overvoltage protection threshold 65 V Vout,start Refer GUI $V_{\text{outUV.start}}$ Startup output undervoltage protection threshold 27 V Refer GUI $V_{\text{out,start}}$ $EN_{UVP\text{-}Vout}$ Enable switch for regulated mode output undervoltage protection Enabled Enabled Disabled $Reaction_{UVPV0U}$ t Regulated mode output undervoltage protection reaction Auto-Restart Auto-Restart Latch-Mode V_{outUV} Regulated mode output undervoltage protection threshold 33 V Refer GUI Refer GUI $t_{\text{VoutUV blank}}$ Blanking time for regulated mode output undervoltage protection 500 ms $\frac{15}{2}$ ms $\frac{1000}{2}$ ms $EN_{\text{OVP In}}$ Enable switch for maximum input voltage startup check and input overvoltage protection Enabled Enabled Disabled EN_{UVPIn} Enable switch for minimum input voltage startup check and input undervoltage protection Enabled Enabled Disabled EN_{VINABM} EN_{VINABM} EN_{VINABM} [Enable switch for **ABM** input voltage protections [Enabled | Enabled | Disabled V_{inOV} Input overvoltage protection threshold (rms in case of AC input) 350 V $|V_{\text{in,start,max}}|$ Refer GUI $V_{\text{in.start.max}}$ Maximum input voltage for startup (rms in case of AC input) 325 V $V_{in, start,min}$ V_{inOV} $V_{\text{in}, \text{start}, \text{min}}$ Minimum input voltage at startup (rms in case of AC input) 82 V $|V_{inUV}|V_{in,start,max}$ V_{inUV} Input undervoltage protection threshold (rms in case of AC input) 70 V Refer GUI $V_{\text{in,start,min}}$ $P_{\text{foldback, gain}}$ | Maximum on-time foldback gain for power limitation at brown-out 1 0 Refer GUI $Reaction_{VCC.OV}$ P VCC overvoltage protection reaction $|$ Latch-Mode Auto-Restart Latch-Mode $V_{\text{VCC,max}}$ $|$ VCC overvoltage protection threshold $|$ 23 V $|$ 23 V $|$ 24.9 V

Table 4 Configurable parameters for protections (continued)

Table 4 Configurable parameters for protections (continued)

Table 5 Configurable parameters for multimode

Symbol	Basic description	Example	Minimum value	Maximum value
$R_{\text{FB,pull, up}}$	FB pin internal pull-up resistor value	5.5 kohm	2.25 kohm	7.5 kohm
N_{quality}	Quality factor of the notch filter	1.6	$\mathbf 0$	2.0
$n_{\text{notch,blank}}$	Number of half sine wave period as a timeout between the line synchronization being established and the notch filter output being applied as the filtered feedback voltage. 1)	$\overline{2}$	1	10
$t_{\rm sw,max}$	Maximum switching frequency when VFB, filtered is $V_{\text{FB,sw}}$ (2.0 V) or above	136 kHz	20 kHz	Refer GUI
$t_{\text{on,min}}$	Minimum on-time $t_{on,min}(V_{in})$ value when $t_{\text{on,min,V,out,sense}}(V_{\text{in}})$ is lower than $t_{\text{on,min}}$	$1.38 \,\mu s$	Refer GUI	$t_{\text{on,max,at,V,in,lo}}$ w
$t_{\rm min, demag}$	Minimum transformer demagnetizing time value used for $t_{on,min,V,out, sense}(V_{in})$ variable calculation internally	$4 \mu s$	$3 \mu s$	$5 \mu s$
$t_{\text{on,max,at,V,in,low}}$	Maximum on-time when V_{in} is $V_{\text{in,low}}$	$15 \mu s$	Refer GUI	$30 \mu s$
$f_{\rm burst}$	ABM burst frequency	130 Hz	130 Hz	400 Hz
$n_{ABM,min}$	Minimum number of pulses per burst	$\mathbf{1}$	$\mathbf{1}$	Refer GUI
$t_{\text{on,min,ABM}}$	Minimum on-time in ABM	$1 \mu s$	Refer GUI	$t_{\text{on,min}}$
$t_{ABM,blank}$	Timeout for ABM entrance	6.5 _{ms}	0 _{ms}	Refer GUI
n_{wakeup}	Number of scheduler intervals between wakeup and start of the burst	5	$\mathbf{1}$	20
$V_{FB, max, map}$	V _{FB, filtered} threshold which represents the maximum power transfer of the system	2.0V	Refer GUI	2.428 V
$V_{FB,min}$	$V_{FB, filtered}$ threshold which represents the minimum power transfer of the system	0.3V	0.2V	0.5V

 $\overline{1}$ It is essential for the notch filter to have line synchronization in order to work properly. This timeout enables the notch filter to converge. During this timeout, a low pass filter is used as the feedback voltage filtration.

Table 5 Configurable parameters for multimode (continued)

Table 6 Configurable parameters for power factor correction

Table 7 Configurable parameters for fine tuning

Table 8 Configurable parameters for user ID

List of Fixed Parameters

Table 9 Fixed parameters for hardware configuration

Table 10 Fixed parameters for protections

Table 11 Fixed parameters for startup

List of Parameters

Table 11 Fixed parameters for startup (continued)

Table 12 Fixed parameters for multimode

Table 13 Fixed parameters for power factor correction

Table 14 Other fixed parameters

5 Electrical Characteristics and Parameters

All signals are measured with respect to the ground pin, GND. The voltage levels are valid provided other ratings are not violated.

5.1 Package Characteristics

Table 15 Package Characteristics

5.2 Absolute Maximum Ratings

Attention: **Stresses above the values listed below may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. These values are not tested during production test.**

Parameter	Symbol	Limit Values		Unit	Remarks	
		min max				
Voltage externally supplied to pin VCC	V_{VCCEXT}	-0.5	26	V	voltage that can be applied to pin VCC by an external voltage source	
Voltage at pin GDx	V _{GDX}	-0.5	V_{VCC} + 0.3	V	if gate driver is not configured for digital I/O	
Junction temperature	$T_{\rm J}$	-40	125	$^{\circ}C$	max. operating frequency 66 MHz f _{MCLK}	
Junction temperature	$T_{\rm J}$	-40	150 ¹	$^{\circ}$ C	$f_{\text{sw,max}} \leq 136 \text{ kHz}$	
Storage temperature	T_S	-55	150	$^{\circ}$ C		
Soldering temperature	T _{SOLD}		260	$^{\circ}$ C	Wave Soldering ²⁾	
Latch-up capability	^I LU		150	mA	³⁾ Pin voltages acc. to abs. max. ratings	
ESD capability HBM	V_{HBM}		1500	V	4)5)	
ESD capability CDM	V _{CDM}		500	v	6)	

Table 16 Absolute Maximum Ratings

¹ Auto-restart may be delayed at low input voltage condition when junction temperature is above 125°C. The lifetime is not guaranteed when IC operating junction temperature is above 125°C.

² According to JESD22-A111 Rev A.
 $\frac{3}{2}$ Latch-up canability according to

³ Latch-up capability according to JEDEC JESD78D, $T_A = 85^{\circ}$ C.
4 ESD-HBM according to ANSI/ESDA/JEDEC JS-001-2012

⁴ ESD-HBM according to ANSI/ESDA/JEDEC JS-001-2012.
⁵ Product resp. package specific rating up to 2000 V

 5 product resp. package specific rating up to 2000 V
 6 ESD CDM according to JESD22 C101E

ESD-CDM according to JESD22-C101F.

Electrical Characteristics and Parameters

Table 16 Absolute Maximum Ratings (continued)

5.3 Operating Conditions

The recommended operating conditions are shown for which the DC Electrical Characteristics are valid.

Table 17 Operating Range

5.4 DC Electrical Characteristics

The electrical characteristics provide the spread of values applicable within the specified supply voltage and junction temperature range, T $_{\textrm{\scriptsize{J}}}$ from -40 °C to +125 °C.

Devices are tested in production at $T_A = 25$ °C. Values have been verified either with simulation models or by device characterization up to 125 °C.

Typical values represent the median values related to $T_A = 25$ °C. All voltages refer to GND, and the assumed supply voltage is V_{VCC} = 18 V if not otherwise specified.

Note: Not all values given in the tables are tested during production testing. Values not tested are explicitly marked.

Table 18 Power Supply Characteristics

 7 Tested at V_{VCC} = 5.5 V

Electrical Characteristics and Parameters

Table 18 Power Supply Characteristics (continued)

Table 19 Electrical Characteristics of the GD Pin

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
Input clamping current, low	$-I_{CLL}$			100	μA	only digital input
Input clamping current, high	ICLH			100	μA	only digital input

⁸ Theoretical minimum value, real minimum value is related to V_{UVOFF} threshold.
⁹ Operational values

 9 Operational values.
 10 Note that the syster

Note that the system is turned off if V_{VCC} < V_{UFOFF} .

Table 19 Electrical Characteristics of the GD Pin (continued)

Table 20 Electrical Characteristics of the CS Pin

Parameter	Symbol	Values			Unit Note or Test Condition
		Min.	Typ.	Max.	
Input voltage operating range	V _{INP}	-0.5		3.0	

 11 referred to GDx_CFG.CUR = 16

Table 20 Electrical Characteristics of the CS Pin (continued)

Table 20 Electrical Characteristics of the CS Pin (continued)

Table 21 Electrical Characteristics of the ZCD Pin

¹² Limits the minimum gate driver T_{on} time.

Table 21 Electrical Characteristics of the ZCD Pin (continued)

Table 22 Electrical Characteristics of the HV Pin

Parameter **Symbol** Symbol Symbol Values Values **Values** Value Values **Values** Value V **Min. Typ. Max.** Nominal current for measurement path 0% to 100% I_{MEAS} 0 $\vert - \vert$ 9.6 \vert mA CURRNG = 11_B Nominal current for measurement path 0% to 100% I_{MEAS} 0 $\vert - \vert$ 4.8 \vert mA CURRNG = 10_B Nominal current for measurement path 0% to 100% I_{MEAS} $\begin{vmatrix} 0 \\ \end{vmatrix}$ $\begin{vmatrix} - \\ \end{vmatrix}$ 1.6 $\begin{vmatrix} 0 \\ \end{vmatrix}$ mA $\begin{vmatrix} CURRNG = 01_B \\ \end{vmatrix}$ Comparator threshold (in % of full range of I_{MEAS}) THR_{COMP} 15 20 25 $\%$ COMPTHR= 00_B Comparator threshold (in % of full range of I_{MEAS}) THR_{COMP} 25 30 35 $\%$ COMPTHR= 01_B Comparator threshold (in THR_{COMP} $%$ of full range of I_{MEAS}) 45 \vert 50 \vert 55 \vert % \vert COMPTHR= 11_B

Table 22 Electrical Characteristics of the HV Pin (continued)

Table 23 Electrical Characteristics of the FB Pin

Electrical Characteristics and Parameters

Table 24 Electrical Characteristics of the UART Pin

Table 25 Electrical Characteristics of the A/D Converter

Table 26 Electrical Characteristics of the Reference Voltage

Parameter	Symbol	Values				Unit Note or Test Condition
		Min.	Typ.	Max.		
Reference voltage	$\mathsf{V}_{\mathsf{REF}}$		2.428		ν	
VREF overall tolerance	Δ _{VREF}			±1.5	$^{\circ}$ %	Trimmed, $T_i \le 125$ °C and aging

 13 ADC capability measured via channel MFIO without errors due to switching of neighbouring pins, e.g. gate drivers, measured with STC = 5. MFIO buffer non-linearity masked out by taking ADC output values \geq 30 only.

Table 27 Electrical Characteristics of the OTP Programming

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Typ.	Max.		
OTP programming voltage at the VCC pin for range $C000_H$ to CFFF _H	V_{PP}	7.35	7.5	7.65	٧	Operational values
OTP programming current	I pp		1.6		mA	Programming of 4 bits in parallel

Table 28 Electrical Characteristics of the Clock Oscillators

Table 29 Electrical Characteristics of the Temperature Sensor

Package Dimensions

6 Package Dimensions

The package dimensions of PG-DSO-8 are provided.

Figure 21 Package Dimensions for PG-DSO-8

Note: Dimensions in mm.

Note: You can find all of our packages, packing types and other package information on our Infineon Internet page "Products": http://www.infineon.com/products.

References

7 References

- **1.** Infineon: XDPL8218 Design Guide
- **2.** Infineon: XDPL8218 Reference Board Engineering Report
- **3.** Infineon: CoolMOS P7 power MOSFETs, **<http://www.infineon.com/P7>**
- **4.** Infineon: .dp Vision User Manual
- **5.** Infineon: .dp Interface Gen2 which can be ordered at **[http://www.ehitex.de/en/programmer/2527/.dp](http://ehitex.com/programmer/486/.dp-interface-board-gen2)[interface-board-gen2.dp-digital-power-2.0-infineon](http://ehitex.com/programmer/486/.dp-interface-board-gen2)**
- **6.** Infineon: .dp Interface Gen2 User Manual
- **7.** Infineon: Programming manual for XDPL controllers with PG-DSO-8 package

Revision History

Major changes since previous revision

Revision History

Glossary

ABM

Active Burst Mode (ABM)

Active Burst Mode is an operating mode of a switched-mode power supply for very light load conditions. The controller switches in bursts of pulses with a pause between bursts in which no switching is done.

CCM

Continuous Conduction Mode (CCM)

Continuous Conduction Mode is an operational mode of a switching power supply in which the current is continuously flowing and does not return to zero.

CRC

Cyclic Redundancy Check (CRC)

A cyclic redundancy check is an error-detecting code commonly used to detect accidental changes to raw data.

CV

Constant Voltage (CV)

Constant Voltage is a mode of a power supply in which the output voltage is kept constant regardless of the load.

DCM

Discontinuous Conduction Mode (DCM)

Discontinuous Conduction Mode is an operational mode of a switching power supply in which the current starts and returns to zero.

ECG

Electronic Control Gear (ECG)

An electronic control gear is a power supply which provides one or more light module(s) with the appropriate voltage or current.

Glossary

EMI

Electro-Magnetic Interference (EMI)

Also called Radio Frequency Interference (RFI), this is a (usually undesirable) disturbance that affects an electrical circuit due to electromagnetic radiation emitted from an external source. The disturbance may interrupt, obstruct, or otherwise degrade or limit the effective performance of the circuit.

GUI

Graphic User Interface (GUI)

A graphical user interface is a type of interface that allows users to interact with electronic devices through graphical icons and visual indicators.

IC

Integrated Circuit (IC)

A miniaturized electronic circuit that has been manufactured in the surface of a thin substrate of semiconductor material. An IC may also be referred to as micro-circuit, microchip, silicon chip, or chip.

LED

Light Emitting Diode (LED)

A light-emitting diode is a two-lead semiconductor light source which emits light when activated.

OCP1

Overcurrent Protection Level 1 (OCP1)

The Overcurrent Protection Level 1 is limiting the current in a switched-mode power supply to limit the power delivered to the output of the power supply.

PC

Personal Computer (PC)

A personal computer is a general-purpose computer whose size, capabilities, and original sale price make it useful for individuals, and is intended to be operated directly by an end-user with no intervening computer time-sharing models that allowed larger, more expensive minicomputer and mainframe systems to be used by many people, usually at the same time.

PF

Power Factor (PF)

Power factor is the ratio between the real power and the apparent power.

PFC

Power Factor Correction (PFC)

Power factor correction increases the power factor of an AC power circuit closer to 1 which corresponds to minimizing the reactive power of the power circuit.

QRM1

Quasi-Resonant Mode, switching in valley 1 (QRM1)

Quasi-Resonant Mode is an operating mode of a switched-mode power supply which maximizes efficiency. This is achieved by switching at the occurrence of the first valley of a signal which corresponds to a time when switching losses are low.

SSR

Secondary Side Regulated (SSR)

A Secondary Side Regulated power supply is controls its operation based on feedback from the secondary side of an isolated power supply.

THD

Total Harmonic Distortion (THD)

The total harmonic distortion of a signal is a measurement of the harmonic distortion present and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency.

Glossary

UART

Universal Asynchronous Receiver Transmitter (UART)

A universal asynchronous receiver transmitter is used for serial communications over a peripheral device serial port by translating data between parallel and serial forms.

USB

Universal Serial Bus (USB)

Universal Serial Bus is an industry standard that defines cables, connectors and communications protocols used in a bus for connection, communication, and power supply between computers and electronic devices.

UVLO

Undervoltage Lockout (UVLO)

The Undervoltage-Lockout is an electronic circuit used to turn off the power of an electronic device in the event of the voltage dropping below the operational value.

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2018-06-06 Published by Infineon Technologies AG 81726 Munich, Germany

© 2018 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference IFX-nvt1488278225586

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury