

## **XDP<sup>™</sup> Digital Power**

Data Sheet Revision 1.0

#### **Features**

- Single stage flyback controller with Power Factor Correction (PFC)
- Secondary Side Regulated (SSR) Constant Voltage (CV) output
- Supports universal AC input (90 V<sub>rms</sub> to 305 V<sub>rms</sub>) and DC input
- High power quality from 33% to 100% load, with AC input up to 277  $V_{rms}$
- Typical Power Factor (PF) > 0.98 and Total Harmonic Distortion (THD) < 10%
- High efficiency with Quasi-Resonant Mode, switching in valley 1 (QRM1) at high output power and frequency controlled Discontinuous Conduction Mode (DCM) at medium output power
- Typical efficiency > 90%
- Low standby power with Active Burst Mode (ABM)
- Typical standby power < 100 mW (under flyback output no load condition)</li>
- Low audible noise in ABM
- Input overvoltage and undervoltage (Brown-in / Brown-out) protection
- Power limitation during brown-out, to better protect primary components from overheating and saturation
- Output power limitation and output undervoltage protection
- Output overvoltage protection and VCC overvoltage protection
- Configurable parameters, e.g. brown-out power limitation slope, protection thresholds and reaction (auto-restart / latch-mode)
- Supports design of Class 2 drivers
- Low Bill of Materials

### **Product validation**

Qualified for industrial applications according to the relevant tests of JEDEC47/20/22.

## **Potential applications**

Front-stage PFC converter of the Electronic Control Gear for LED luminaires

## **XDP<sup>™</sup> Digital Power**



#### **Description**




Figure 1 Typical Application for XDPL8218

Note:

The SSR CV output in Figure 1 should not be used to directly drive the LEDs. For LED lighting application, it should be converted to constant current output by a second-stage DC-DC switching or linear regulator.

Product type	Package	Marking	Firmware version	Ordering code
XDPL8218	PG-DSO-8	L8218	0.1.1.7	SP001707258

## **Description**

The XDPL8218 is a high performance configurable single-stage **SSR** flyback controller with high power factor, excellent standby power performance (< 100 mW typ.) and constant voltage output.

The digital core of the XDPL8218 and its advanced control algorithms provide multiple operation modes such as **ORM1**, **DCM** or **ABM**. In addition, XDPL8218 includes an enhanced **PFC** function which can partially compensate the effect of the input capacitance on power factor and harmonic distortion. With this functionality and smooth transition between the operation modes, the controller delivers high efficiency, high power factor and low harmonic distortion over wide load range.

Operating parameters such as protection features are digitally configurable. Infineon offers a user friendly Graphic User Interface (GUI) for Personal Computer (PC)s, allowing rapid engineering changes without the need for complex component design iterations. Functionality can be defined at the end of the production line. Multiple different power supplies can be built with the same hardware using different XDPL8218 parameter sets.

By default, the configurable parameters of a new XDPL8218 chip from Infineon are empty, so it is Note: necessary to configure them before any application testing.

The system performance and efficiency can be optimized using Infineon CoolMOS P7 power MOSFETs.



## **Table of contents**

## **Table of contents**

	Features	
	Product validation	1
	Potential applications	
	Description	2
	Table of contents	3
1	Pin configuration	5
2	Functional block diagram	6
3	Functional description	7
3.1	Regulated mode	7
3.2	Configurable gate voltage rising slope at GD pin	12
3.3	Startup	
3.4	Line synchronization	14
3.5	Input voltage and output voltage estimation	14
3.5.1	Output voltage estimation	15
3.5.2	Input voltage estimation	16
3.6	Power factor correction	17
3.7	Protection features	18
3.7.1	Primary MOSFET overcurrent protection	18
3.7.2	Output undervoltage protection	18
3.7.3	Output overvoltage protection	19
3.7.4	Transformer demagnetization time shortage protection	20
3.7.5	Minimum input voltage startup check and input undervoltage protection	20
3.7.6	Maximum input voltage startup check and input overvoltage protection	20
3.7.7	VCC undervoltage lockout	21
3.7.8	VCC undervoltage protection	21
3.7.9	VCC overvoltage protection	21
3.7.10	IC overtemperature protection	22
3.7.11	Other protections	22
3.7.12	Protection reactions	22
3.8	Debug mode	23
4	List of Parameters	24
5	Electrical Characteristics and Parameters	29
5.1	Package Characteristics	29
5.2	Absolute Maximum Ratings	29
5.3	Operating Conditions	30
5.4	DC Electrical Characteristics	31



## Table of contents

6	Package Dimensions	.41
7	References	. 42
	Revision History	. 42
	Glossary	. 42
	Disclaimer	. 45

**XDP<sup>™</sup> Digital Power** 

**Pin configuration** 



#### **Pin configuration** 1

Pin assignments and basic pin description information are shown below.




Figure 2 **Pinning of XDPL8218** 

Table 1 Pin definitions and functions

Name	Pin	Туре	Function
ZCD	1	1	Zero-crossing detection:
			The ZCD pin is connected to the transformer auxiliary winding via external resistors divider. It is used for zero-crossing detection, primary-side output voltage sensing and input voltage sensing
FB	2	I	Secondary Side Feedback:
			The FB pin is used as a feedback pin for SSR.
CS	3	I	Current sensing:
			The CS pin is used for Flyback MOSFET current sensing via external shunt resistor
GD	4	0	Gate driver:
			The <i>GD</i> pin is used for Flyback MOSFET gate drive control via external series resistor.
HV	5	I	High voltage:
			The HV pin is connected to the rectified input voltage via external series resistor. The HV pin is used to charge VCC pin voltage during startup and protection, via an internal 600 V startup cell. In addition, it is also used for line synchronization.
UART	6	I/O	Universal Asynchronous Receiver Transmitter (UART) configuration:
			The UART pin is used as the digital interface for IC parameter configuration.
VCC	7	I	Operating voltage supply and sensing
GND	8	-	Integrated Circuit (IC) grounding

**XDP<sup>™</sup> Digital Power** 



**Functional block diagram** 

#### Functional block diagram 2

The functional block diagram shows the basic data flow from input pins via signal processing to the output pins.




Figure 3 XDPL8218 functional block diagram

infineon

**Functional description** 

## 3 Functional description

The functional description provides an overview about the integrated functions and features as well as their relationship. The mentioned parameters and equations are based on typical values at  $T_A$  = 25°C. The corresponding min. and max. values are shown in the electrical characteristics.

### 3.1 Regulated mode

In regulated mode, the FB pin voltage is periodically sampled and digitally filtered. Based on the filtered feedback voltage  $V_{FB,filtered}$  mapping, the mode of operation (QRM1, DCM or ABM) and the respective switching parameters (on-time, minimum switching period, pulse number) are selected. Whenever the regulated mode is entered after the startup phase, the filtered feedback voltage maximum limit  $V_{FB,filtered,max}$  ramp is applied initially on the voltage mapping to prevent excessive output rise overshoot.

#### FB pin voltage sampling

To have a high signal-to-noise ratio, the FB pin voltage is sampled instantly after the leading edge blanking time  $t_{\text{CSLFB}}$ , with the sampling rate based on the mode of operation.

#### QRM1/DCM:

With the line synchronization established, the *FB* pin voltage is sampled 64 times per the synchronized AC input half sine wave period. For instance, with AC input frequency of 50 Hz, the synchronized half sine wave period should be approximately 10 ms. If the line synchronization is not established while operating in these modes, for example with DC input, the sampling rate would be 64 times per 9.823 ms.

#### . ARM

During ABM sleep, the FB pin voltage cannot be sampled as the FB pin internal pull-up is deactivated in power saving mode PSMD2. During ABM active time, the pull-up is re-enabled at a timing (based on  $n_{\text{wakeup}}$  parameter) before the start of both burst pulsing and FB pin voltage sampling. If the line synchronization was established before ABM entering, the sampling rate during burst pulsing would be 64 times per the last synchronized AC input half sine wave period. Otherwise, it would be 64 times per 9.823 ms.

#### Feedback voltage filtering

The filtering of the sampled feedback voltage depends on the mode of operation:

#### QRM1/DCM:

After the controller is synchronized to the AC input half sine wave period for at least a duration based on  $n_{\text{notch,blank}}$  parameter, the sampled feedback voltage is processed by a digital notch-filter with quality factor based on  $N_{\text{quality}}$  parameter, to suppress the double AC input frequency component of the feedback voltage. The notch filter has a transfer function of:

$$N(s) = \frac{s^2 + \omega^2}{s^2 + \frac{\omega}{N_{\text{quality}}} s + \omega^2} \quad \text{with} \quad \omega = 2\pi \cdot 2f_{\text{line}}$$

#### **Equation 1**

Whenever the condition above for notch filter activation is not met, the sampled feedback voltage is processed by a digital low pass filter. This low pass filter reduces the high frequency component, but cannot suppress the double AC input frequency component of the feedback voltage.

#### ABM:

In this mode, the sampled feedback voltage is processed by a digital low pass filter during the *ABM* burst pulsing, to reduce the high frequency component.

#### Filtered feedback voltage mapping

**Figure 4** shows how the filtered feedback voltage V<sub>FB,filtered</sub> is mapped to the mode of operation (**QRM1**, **DCM**, **ABM**) and switching parameters (on-time, minimum switching period, pulse number).

#### **Functional description**




Figure 4 Filtered feedback voltage mapping

Note:

With the enhanced **PFC** feature enabled and  $V_{\text{FB,filtered}}$  being stable, in **QRM1** and **DCM**, the  $V_{\text{FB,filtered}}$ mapped on-time is not constant, but modulated with a function based on the estimated input voltage  $V_{\rm in}$ , estimated output voltage  $V_{\rm out}$ , estimated output current, phase angle and a gain parameter named C<sub>EMI</sub>. For more details, see **Power factor correction**.

#### QRM1:

This mode maximizes the efficiency by switching on the MOSFET at the 1<sup>st</sup> valley of the primary auxiliary winding voltage  $V_{AUX}$ , as shown in *Figure 5*.

When  $V_{\text{FB,filtered}}$  is  $V_{\text{FB,on}}$  (1.2 V) or more, and its corresponding minimum switching period (based on the purple curve in **Figure 4**) is lower than the system  $1^{st}$  valley switching period  $t_{sw.OR1}$  (see cyan curve in Figure 4 as an example), the controller operates in **QRM1** and the power transfer is controlled by regulating the on-time.




Figure 5 **Switching waveforms in QRM1** 

This mode switches on the MOSFET after the 1<sup>st</sup> valley of the primary auxiliary winding voltage  $V_{AUX}$ , as shown in Figure 6.

#### **XDP<sup>™</sup> Digital Power**



#### **Functional description**

When  $V_{\text{FB,filtered}}$  is between  $V_{\text{FB,ABM}}$  (0.8 V) and  $V_{\text{FB,on}}$  (1.2 V), the **DCM** power transfer is controlled by regulating the switching period(frequency), with minimum on-time of  $t_{\text{on,min}}(V_{\text{in}})$  which is adapted based on the estimated input voltage  $V_{\text{in}}$ .

When  $V_{\text{FB,filtered}}$  is  $V_{\text{FB,on}}$  (1.2 V) or more, and its corresponding minimum switching period (based on the purple curve in **Figure 4**) is higher than the system 1<sup>st</sup> valley switching period  $t_{\text{sw,QR1}}$  (see cyan curve in **Figure 4** as an example), the controller operates in **DCM** and the power transfer is controlled by regulating the on-time and switching period(frequency).




Figure 6 Switching waveforms in DCM

#### • ABM:

During **DCM** or **QRM1**, if  $V_{\text{FB,filtered}}$  is below  $V_{\text{FB,ABM}}$  (0.8 V) for at least a duration based on  $t_{\text{blank,ABM}}$  parameter, the controller enters **ABM**. In **ABM**, the switching period  $t_{\text{sw,ABM}}$  is fixed to a maximum value (50 µs) based on  $f_{\text{sw,min}}$  (20 kHz), while the burst frequency is fixed based on  $f_{\text{burst}}$  parameter to minimize the audible noise.

The power transfer in **ABM** is controlled by regulating the pulse number and the on-time, based on  $V_{\text{FB,filtered}}$  taken at the last pulse of previous burst cycle, as shown in **Figure 7**. If  $V_{\text{FB,filtered}}$  exceeds  $V_{\text{FB,ABM}}$  (0.8 V), the controller enters **DCM** or **QRM1**.




Figure 7 Switching waveforms in ABM

When  $V_{\rm FB,filtered}$  is  $V_{\rm FB,min}$  or lower, the power transfer is minimum with ABM minimum on-time  $t_{\rm on,min,ABM}$  and minimum number of pulses per burst cycle  $n_{\rm ABM,min}$  being applied. As  $t_{\rm on,min,ABM}$  could be too short to ensure sufficient transformer demagnetization time, the output and input voltages may not be reflected and sensed correctly via ZCD pin. Hence, the output voltage protections are not available in ABM and the input voltage protections can optionally be enabled using  $EN_{\rm Vin,ABM}$  parameter.

#### XDP™ Digital Power



## **Functional description**

#### On-time limits adaptation based on estimated input voltage

In **DCM** and **QRM1**,  $t_{\text{on,min,V,out,sense}}(V_{\text{in}})$  variable is scaled to allow a desired minimum transformer demagnetization time based on  $t_{min,demag}$  parameter at the peak of input voltage  $V_{in,peak}$  for output voltage sensing up to the output overvoltage level parameter  $V_{\text{outOV}}$  via ZCD pin.

$$t_{\text{on, min, }V, \text{ out, sense}}(V_{\text{in}}) = t_{\text{min, demag}} \cdot \frac{N_{p}}{N_{s}} \cdot \frac{V_{\text{outOV}}}{V_{\text{in, peak}}}$$

#### **Equation 2**

In **DCM** and **QRM1**, the minimum on-time of  $t_{\text{on,min}}(V_{\text{in}})$  in **Figure 4** is based on  $t_{\text{on,min}}$  parameter or  $t_{\text{on,min,V,out,sense}}(V_{\text{in}})$  variable, whichever is higher, as shown in *Figure 8*.

$$t_{\text{on}} > t_{\text{on, min}}(V_{\text{in}}) = \max [t_{\text{on, min, }V, \text{ out, sense}}(V_{\text{in}}), t_{\text{on, min}}]$$

#### **Equation 3**

In **DCM** and **QRM1**, for estimated input voltage  $V_{in}$  between lowest operational input voltage parameter  $V_{in,low}$ and input overvoltage protection level parameter  $V_{\text{inOV}}$ , the maximum on-time of  $t_{\text{on,max}}(V_{\text{in}})$  in **Figure 4** is scaled to compensate the influence of input voltage on feedback gain, based on:

$$t_{\text{on}} < t_{\text{on, max}}(V_{\text{in}}) = t_{\text{on, max, at, }V, \text{in, low}} \cdot \frac{V_{\text{in, low}}}{V_{\text{in}}}$$

#### **Equation 4**

Also, in **DCM** and **QRM1**, for estimated input voltage  $V_{in}$  below  $V_{in,low}$ , the maximum on-time of  $t_{on,max}(V_{in})$  in Figure 4 is scaled based on the maximum on-time foldback gain parameter P<sub>foldback,gain</sub>, for power limitation during brown-out.

$$t_{\text{on}} < t_{\text{on, max}}(V_{\text{in}}) = t_{\text{on, max, at, }V, \text{in, low}} \cdot \left(1 - P_{\text{foldback, gain}} \cdot \frac{V_{\text{in, low}} - V_{\text{in}}}{V_{\text{in, low}}}\right)$$

#### **Equation 5**




Figure 8 On-time limit adaptation based on estimated input voltage

#### XDP™ Digital Power



#### **Functional description**

Note:

 $t_{\rm on,min}(V_{\rm in})$  and  $t_{\rm on,max}(V_{\rm in})$  are adapted once per half sine wave period. The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operation conditions, as explained in **Line synchronization**.

#### Minimum switching period based on filtered feedback voltage

In **DCM** and **QRM1**, the minimum switching period or maximum switching frequency is not constant but dependent on the filtered feedback voltage  $V_{\text{FB,filtered}}$ , as shown in the purple curve in **Figure 4**.  $f_{\text{sw,max}}$  parameter denotes the maximum switching frequency when  $V_{\text{FB,filtered}}$  is same as or higher than than  $V_{\text{FB,sw}}$  (2.0 V).

When  $V_{\text{FB,filtered}}$  is increased from  $V_{\text{FB,ABM}}$  (0.8 V) to  $V_{\text{FB,sw}}$  (2.0 V), the minimum switching period reduces from 1/  $f_{\text{sw,min}}$  (50 µs) to 1/ $f_{\text{sw,max}}$ . During this change, the **DCM** switching period  $t_{\text{sw,DCM}}$  follows the minimum switching period, and the transition from **DCM** to **QRM1** occurs when the minimum switching period becomes lower than the system  $I^{\text{st}}$  valley switching period  $t_{\text{sw,OR1}}$ .

#### MOSFET maximum current cycle by cycle limit adaptation based on estimated input voltage

For estimated input voltage  $V_{\text{in}}$  between the lowest operational input voltage parameter  $V_{\text{in,low}}$  and highest operational input voltage parameter  $V_{\text{in,high}}$ , the regulated mode CS voltage level 1 for MOSFET maximum current cycle by cycle limit  $V_{\text{OCP1}}(V_{\text{in}})$  is scaled between  $V_{\text{OCP1,at,V,in,low}}$  and  $V_{\text{OCP1,at,V,in,high}}$  parameters based on:

$$V_{\text{OCP1}}(V_{\text{in}}) = V_{\text{OCP1,at,}V,\text{in,low}} - \left(V_{\text{OCP1,at,}V,\text{in,low}} - V_{\text{OCP,at,}V,\text{in,high}}\right) \cdot \frac{V_{\text{in}} - V_{\text{in,low}}}{V_{\text{in,high}} - V_{\text{in,low}}}$$

#### **Equation 6**

For estimated input voltage  $V_{\text{in}}$  below  $V_{\text{in,low}}$  and above  $V_{\text{in,high}}$ ,  $V_{\text{OCP1}}(V_{\text{in}})$  is  $V_{\text{OCP1,at,V,in,low}}$  and  $V_{\text{OCP1,at,V,in,high}}$  respectively.

When  $V_{\text{FB,filtered}}$  is same as or higher than  $V_{\text{FB,max,map}}$  parameter in **Figure 4**, the power transfer is maximum, with the primary peak current based on maximum on-time of  $t_{\text{on,max}}(V_{\text{in}})$  or CS voltage limit of  $V_{\text{OCP1}}(V_{\text{in}})$ .

By configuring  $V_{\text{OCP1},\text{at,V,in,high}}$  lower than  $V_{\text{OCP1},\text{at,V,in,low}}$ , as shown in **Figure 9**, the maximum output power can be better limited at high input voltage.




Figure 9 Adaptive CS pin voltage level 1 for MOSFET maximum current cycle by cycle limit based on estimated input voltage

Note: A typical leading edge blanking time  $t_{CS,LEB}$  of 480 ns applies on  $V_{OCP1}(V_{in})$ .

Note:  $V_{OCP1}(V_{in})$  is adapted once per half sine wave period. The half sine wave period is either 9.823 ms or

the inverse of the rectified AC input frequency, based on the operation conditions, as explained in Line

synchronization.

#### XDP™ Digital Power

#### **Functional description**

#### Feedback voltage maximum limit

Whenever the regulated mode is entered, the filtered feedback voltage maximum limit  $V_{\text{FB,filtered,max}}$  is ramped up from  $V_{\text{FB,limit,start}}$  (1.2 V) to  $V_{\text{REF}}$  (2.428 V), with incremental voltage step based on  $V_{\text{FB,limit,step}}$  parameter and time step based on the half sine wave period.

Note:

The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operation conditions, as explained in **Line synchronization**.

As shown in *Figure 10*, when  $V_{FB,filtered}$  is higher than  $V_{FB,filtered,max}$  initially in the regulated mode entering, the feedback voltage mapping is based on V<sub>FB, filtered, max</sub> ramp, in order to prevent excessive output rise overshoot during startup. When  $V_{\text{FB,filtered}}$  gets lower than  $V_{\text{FB,filtered,max}}$ , the feedback voltage mapping is then based on V<sub>FB,filtered</sub>.





Figure 10 Feedback voltage maximum limit

#### 3.2 Configurable gate voltage rising slope at GD pin

The gate drive peak voltage  $V_{\text{GD.pk}}$  is 12 V with sufficient Vcc voltage supply. To achieve a good balance of switching loss and *Electro-Magnetic Interference (EMI)*, the gate voltage rising slope which determines the MOSFET switching on speed can be controlled, by configuring the gate driver peak source current  $I_{GD,pk}$ parameter (Configurable range: 30 mA to 180 mA). This saves two components (see  $D_{fastoff}$ ,  $R_{slowon}$  in Figure 11), which are conventionally added for the same purpose.



Configurable gate voltage rising slope and component saving

### XDP™ Digital Power



**Functional description** 

#### 3.3 Startup

The startup phase is entered upon checking the startup conditions (e.g. input voltage, IC temperature) are within limits. During the startup phase, the soft start phase is initiated and followed by the output charging phase. After the startup phase is ended without any protection triggering, the regulated mode is entered for output regulation based on the feedback voltage mapping.

To estimate the input voltage level before startup, ZCD pin signal is measured during a single pulse generated on GD pin. This single pulse has an on-time based on the pre-start CS pin maximum voltage limit of V<sub>OCP1.init</sub> or 8 times of the leading edge blanking time  $t_{CS,LEB}$  (e.g. 8 \* 480 ns = 3.84 µs typ.). If the estimated input voltage or any other startup conditions are not within limits, startup phase is not entered and this single pulse will be generated again after an auto-restart duration.

The startup phase consists of soft start phase and output charging phase. The soft start phase is to minimize the component stress during startup, while the output charging phase is to fast charge the output voltage for fast VCC voltage self supply takeover from the primary auxiliary winding.




Figure 12 Startup phase with soft start step n<sub>ss</sub>=3

During soft start phase, the switching frequency is fixed as 20 kHz. The MOSFET current is limited in the first soft start step based on CS pin maximum voltage limit of  $V_{\text{start},OCP1}/(n_{\text{ss}}+1)$ , where  $V_{\text{start},OCP1}$  is the parameter for the output charging phase CS pin maximum voltage limit and  $n_{ss}$  is the parameter for the number of soft start steps. The soft start phase CS pin maximum voltage limit is increased by  $V_{\text{start},OCP1}/(n_{\text{ss}} + 1)$  after each soft start step until  $V_{\text{start},OCP1}$  is reached, and the typical duration of each soft start step is 0.5 ms.

During output charging phase, the output voltage is fast charged with MOSFET switching pulses based on either the output charging phase CS pin maximum voltage limit of  $V_{\text{start},OCP1}$  or the maximum on time of  $t_{\text{on,max}}(V_{\text{in}})$  in **QRM1**. To exit the startup phase and enter the regulated mode without triggering the startup output undervoltage protection, the ZCD pin estimated output voltage  $V_{\text{out}}$  has to either reach the output charging voltage set-point of  $V_{\text{out.start}}$  before the maximum allowable startup phase duration of  $t_{\text{start.max}}$  is reached (see example in Figure 12), or reach at least the startup output undervoltage protection level of  $V_{\text{outUV,start}}$  at the timing of  $t_{\text{start,max}}$ .

 $t_{\text{start.max}}$  parameter can be indirectly configured with VCC capacitance parameter  $C_{\text{VCC}}$ , based on:

$$t_{\text{start, max}} = 967 \cdot C_{\text{VCC}}$$

#### **Equation 7**





### **Functional description**

A typical leading edge blanking time  $t_{CS,LEB}$  of 480 ns applies on  $V_{OCP1,init}$ ,  $V_{start,OCP1}$  and the CS pin Note:

maximum voltage limit for every soft start step starting from  $V_{\text{start},OCP1}/(n_{\text{ss}}+1)$ .

#### 3.4 Line synchronization

In QRM1 and DCM, the XDPL8218 synchronizes most of its operation to the AC input half sine wave period or the rectified AC input frequency, via the HV pin. For instance, based on AC input frequency of 50 Hz, the line synchronization should be based on the rectified AC input frequency of 100 Hz or AC input half sine wave period of 10 ms. Such line synchronization is necessary for the digital notch filter in suppressing the double AC input frequency component of the feedback voltage, to achieve good **PFC**. It is also used for the enhanced **PFC** in compensating the input current displacement caused by the line filter and DC link filter capacitor. If the line synchronization is not established while operating in these modes, for example with DC input or during startup, the controller would synchronize its operation based on an internally preset half sine wave period of approximately 9.823 ms.

Line synchronization is not possible while the controller operates in ABM, due to the sleep mode entering for power saving. In ABM, the controller would synchronize its operation based on an internally preset half sine wave period of approximately 9.823 ms.

Attention: For proper line synchronization, the VCC voltage needs to be below V<sub>SELF</sub>, while the AC input should be a stable sine wave with frequency between 45 Hz and 66 Hz. Additionally, the rectified AC input connected to the HV pin via external resistor also should not have excessive noise.

#### 3.5 Input voltage and output voltage estimation

XDPL8218 estimates the input voltage and output voltage based on the ZCD pin switching signal. As shown in the waveform example in *Figure 13*, the transformer primary auxiliary winding voltage  $V_{AUX}$  contains information on the reflected input voltage and reflected output voltage, which can be measured at ZCD pin using a resistor divider.

# infineon

#### **Functional description**




Figure 13 Flyback switching waveform example in QRM1

## 3.5.1 Output voltage estimation

The output voltage is estimated by sensing the reflected output voltage signal from the transformer primary auxiliary winding voltage  $V_{\text{AUX}}$ , when the MOSFET is switched off and near the end of transformer demagnetization. A resistor divider with  $R_{\text{ZCD},1}$  and  $R_{\text{ZCD},2}$  adapts the voltage at ZCD pin based on its operational range, while a ZCD pin filter capacitor  $C_{\text{ZCD}}$  is needed for noise filtering, as shown in **Figure 14**.

Based on the sampled ZCD pin voltage  $V_{\rm ZCD,SH}$  at the timing of  $t_{\rm ZCD,sample}$  shown in **Figure 13**, which is approximately a quarter of oscillation period ( $T_{\rm osc}/4$ ) before the 1<sup>st</sup> zero crossing of  $V_{\rm AUX}$ , a ratio of the reflected output voltage signal from  $V_{\rm AUX}$  is sensed. The interval of each  $V_{\rm ZCD,SH}$  sampling is approximately 1/64 of the half sine wave period, while the oscillation period  $T_{\rm osc}$  is measured once before startup and updated every 7<sup>th</sup> half sine wave period after entering the regulated mode.

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **Line synchronization**.

#### **XDP<sup>™</sup> Digital Power**



#### **Functional description**

Note:

As  $V_{\text{AUX}}$  zero crossing can only be detected by the **IC** via ZCD pin upon its internal analog delay plus external delay caused by  $C_{\text{ZCD}}$ ,  $t_{\text{ZCDPD}}$  parameter fine-tuning is needed to compensate such delays, to have the proper timing of  $t_{\text{ZCD},\text{sample}}$  for output voltage estimation.

Attention: Please note that the transformer demagnetization time  $t_{demag}$  has to be longer than 2.0  $\mu$ s to ensure that the reflected output voltage can be sensed properly at the ZCD pin.

The estimated output voltage  $V_{\text{out}}$  is based on:

$$V_{\text{out}} = V_{\text{ZCD, SH}} \cdot \frac{R_{\text{ZCD, 1}} + R_{\text{ZCD, 2}}}{R_{\text{ZCD, 2}}} \cdot \frac{N_s}{N_a} - V_d$$

#### **Equation 8**

Where  $N_s$  is the transformer secondary main winding turns,  $N_a$  is the transformer primary auxiliary winding turns and  $V_d$  is the secondary main output diode forward voltage (assumed by the controller as 0.7 V).




Figure 14 Output voltage estimation based on  $V_{ZCD,SH}$ 

The estimated output voltage  $V_{\text{out}}$  is used for output voltage protections and the enhanced **PFC** (EPFC). Therefore, it is important to ensure that **IC** parameters  $R_{\text{ZCD},1}$ ,  $R_{\text{ZCD},2}$ ,  $N_{\text{S}}$  and  $N_{\text{a}}$  are configured as per the actual system hardware dimensioning.

Attention: Output voltage estimation and its related protections are not available while the controller operates in ABM. As an indirect overvoltage protection for the output, the VCC overvoltage protection can be used.

### 3.5.2 Input voltage estimation

The input voltage is estimated by sensing the reflected input voltage signal from the transformer primary auxiliary winding voltage  $V_{\text{AUX}}$ , when the MOSFET is switched on. As the reflected input voltage signal is a negative voltage which cannot be sensed directly, the voltage at ZCD pin is clamped to a negative voltage of  $V_{\text{INPCLN}}$ . A resistor divider with  $R_{\text{ZCD},1}$  and  $R_{\text{ZCD},2}$  adapts  $-I_{\text{IV}}$  which is the clamping current flowing out of ZCD pin, based on its operational range, while a ZCD pin filter capacitor  $C_{\text{ZCD}}$  is needed for noise filtering, as shown in *Figure 15*.

Based on the sampled clamping current  $-I_{IV}$  at the timing of  $t_{CS,sample}$  shown in **Figure 13**, which is at the end of on-time, the reflected input voltage signal from  $V_{AUX}$  is sensed. The interval of each  $-I_{IV}$  sample is approximately 1/64 of the half sine wave period.

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operation conditions, as explained in **Line synchronization**.

The estimated peak input voltage  $V_{\text{in,peak}}$  over a half sine wave period is based on:

#### **XDP<sup>™</sup> Digital Power**



#### **Functional description**

$$V_{\text{in, peak}} = \max \left\{ \frac{N_p}{N_a} \cdot \left[ \left( -I_{\text{IV}} - \frac{V_{\text{INPCLN}}}{R_{\text{ZCD, 2}}} \right) \cdot R_{\text{ZCD, 1}} - V_{\text{INPCLN}} \right] + \frac{R_{\text{in}}}{R_{\text{CS}}} \cdot V_{\text{CS, peak}} \right\}$$

#### **Equation 9**

Where  $N_p$  is the primary main winding turns,  $N_a$  is the primary auxiliary winding turns,  $R_{CS}$  is the CS pin shunt resistor value,  $V_{CS,peak}$  is the peak CS pin voltage, and  $R_{in}$  is the fine-tuning parameter for input voltage sensing accuracy improvement by compensating the switching frequency voltage ripple on  $C_{DC,filter}$ .

Regardless of the actual input voltage is AC or DC, the estimated input voltage  $V_{in}$  in rms value is assumed by the controller as 0.707 of  $V_{in.peak}$ . The update rate of  $V_{in}$  is once per half sine wave period.

$$V_{\rm in} = 0.707 \cdot V_{\rm in, peak}$$

#### **Equation 10**




Figure 15 Input voltage estimation based on -I<sub>IV</sub>

The estimated input voltage  $V_{\text{in}}$  is used for input voltage protections and the enhanced **PFC** (EPFC). Therefore, it is important to ensure that **IC** parameters  $R_{\text{ZCD},1}$ ,  $R_{\text{ZCD},2}$ ,  $N_{\text{p}}$ ,  $N_{\text{a}}$  and  $R_{\text{CS}}$  are configured as per the actual system hardware dimensioning.

Attention: Input voltage protections in ABM can optionally be enabled using EN<sub>Vin,ABM</sub> parameter.

#### 3.6 Power factor correction

Upon the line synchronization is established in QRM1 and DCM for at least a duration based on  $n_{\text{notch,blank}}$  parameter, the double AC input frequency component of the feedback voltage is suppressed by the digital notch filter, to achieve good PFC, while regulating the output based on Voltage Mode Control. The notch filter quality factor is based on  $N_{\text{quality}}$  parameter.

For better **PFC**, the patented enhanced **PFC** (EPFC) feature can be enabled by configuring  $C_{\rm EMI}$  parameter value above zero and fine-tuning the value, to compensate the input current displacement effect which is mainly caused by the DC link filter capacitor  $C_{\rm DC,filter}$ . With this feature enabled and  $V_{\rm FB,filtered}$  being stable, in **QRM1** and **DCM**, the  $V_{\rm FB,filtered}$  mapped on-time is not constant, but modulated with a function based on the estimated input voltage  $V_{\rm in}$ , estimated output voltage  $V_{\rm out}$ , estimated output current, phase angle and modulation gain of  $C_{\rm EMI}$  parameter value.

The enhanced **PFC** (EPFC) feature can also be disabled by configuring  $C_{\text{FMI}}$  parameter as zero.

XDP™ Digital Power

**Functional description** 



#### 3.7 **Protection features**

Protections ensure the operation of the controller under restricted conditions. The protection monitoring signal(s) sampling rate, protection triggering condition(s) and protection reaction are described in this section.

Attention:

The sampled protection monitoring signal accuracy is subjective to the digital quantization, tolerances of components (including IC) and estimations with indirect sensing (e.g. input and output voltage estimations based on ZCD, CS pin signals), while the protection level triggering accuracy is subjective to the sampled signal accuracy, sampling delay, indirect sensing delay (e.g. reflected output voltage signal cannot be sensed by ZCD pin near AC input phase angle of 0° and 180°) and blanking time.

#### 3.7.1 Primary MOSFET overcurrent protection

 $V_{\rm OCP2}$  denotes the CS pin voltage level 2 for primary MOSFET overcurrent protection. Under the single fault condition of shorted primary main winding, the primary MOSFET overcurrent protection is triggered when the CS pin voltage exceeds  $V_{OCP2}$  for longer than a blanking time based on  $t_{CSOCP2}$  parameter. The level of  $V_{OCP2}$  is automatically selected out of 0.6 V, 0.8 V, 1.2 V and 1.6 V, whichever is higher than and the closest to the  $V_{\text{OCP1,at,V,in,low}}$  parameter value.


The reaction of primary MOSFET overcurrent protection is fixed as auto-restart.

#### **Output undervoltage protection** 3.7.2

In case of a short or an overload on the output, the output voltage may drop to a low level. The output undervoltage protection can be triggered, if the condition is met by monitoring the estimated output voltage  $V_{\text{out}}$  based on the ZCD pin switching signal (see **Output voltage estimation** for details).

EN<sub>UVP,Vout</sub> parameter refers to the enable switch for the regulated mode output undervoltage protection. In regulated mode, if  $EN_{UVP,Vout}$  parameter is enabled and the estimated output voltage  $V_{out}$  is lower than  $V_{outUV}$ parameter for longer than a blanking time of  $t_{VoutUV,blank}$  parameter, the regulated mode output undervoltage protection is triggered. The reaction of regulated mode output undervoltage protection is configurable to either auto-restart or latch mode based on Reaction UVP parameter.

Attention: Regulated mode output undervoltage protection is not available while the controller operates in ABM.




Regulated mode output undervoltage protection

In startup phase, if the estimated output voltage  $V_{\text{out}}$  is lower than  $V_{\text{outUV,start}}$  parameter over a timeout period of  $t_{\text{start max}}$  parameter, the startup output undervoltage protection is triggered.  $t_{\text{start max}}$  parameter refers to the maximum allowable duration of the startup phase, which consists of soft-start phase and output charging phase. It can be indirectly configured with VCC capacitance parameter  $C_{VCC}$ , based on **Equation 7**.

The reaction of startup output undervoltage protection is fixed as auto-restart.

#### XDP™ Digital Power





**Functional description** 

Normal startup and startup output undervoltage (short) protection waveforms Figure 17

#### 3.7.3 **Output overvoltage protection**

In case of FB pin open, the output voltage may rise to a high level. The output overvoltage protection can be triggered, if the condition is met by monitoring the estimated output voltage V<sub>out</sub> based on the ZCD pin switching signal (see **Output voltage estimation** for details).

If the estimated output voltage  $V_{\text{out}}$  is higher than  $V_{\text{outOV}}$  for longer than a blanking time, the output overvoltage protection is triggered. The output overvoltage protection blanking time is typically a quarter of the half sine wave period. The reaction of the output overvoltage protection is configurable to auto-restart or latch-mode based on *Reaction*<sub>OVP.Vout</sub> parameter.

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in Line synchronization.

Attention: Output overvoltage protection is not available while the controller operates in ABM.

It is mandatory to ensure that  $V_{\text{outOV}}$  is configured well below the actual output capacitor Attention:  $voltage\ rating\ V_{\rm out, cap, rating}\ , while\ the\ V_{\rm out, cap, rating}\ is\ not\ exceeded\ in\ actual\ testing\ with\ all\ the$ necessary test conditions. The protection level triggering accuracy is subjective to the sampled signal accuracy, sampling delay, indirect sensing delay (e.g. reflected output voltage signal cannot be sensed by ZCD pin near AC input phase angle of 0° and 180°) and blanking time.




Figure 18 **Output overvoltage protection** 

XDP™ Digital Power



**Functional description** 

#### 3.7.4 Transformer demagnetization time shortage protection

In case of insufficient transformer demagnetization time, the reflected output voltage signal cannot be properly sensed via the ZCD pin. If such condition presents for longer than 50% of a half sine wave period, the protection will be triggered. The reaction of this protection is fixed as auto-restart.

The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on Note: the operating conditions, as explained in **Line synchronization**.

Transformer demagnetization time shortage protection is not available while the controller Attention: operates in ABM.

#### Minimum input voltage startup check and input undervoltage 3.7.5 protection

By monitoring the estimated input voltage  $V_{in}$  based on the ZCD pin and CS pin switching signals (see *Input* voltage estimation for details), the minimum input voltage startup check can be performed, and the input undervoltage protection can be triggered if the condition is met.

EN<sub>UVP In</sub> parameter refers to the enable switch for the minimum input voltage startup check (based on  $V_{\text{in start,min}}$ ) and input undervoltage protection (based on  $V_{\text{in IJV}}$ ).

V<sub>in.start.min</sub> parameter refers to the minimum input voltage level for startup, while V<sub>inUV</sub> parameter Note: refers to the input undervoltage protection level.

During pre-startup check, if  $EN_{UVP.In}$  parameter is enabled and the estimated input voltage  $V_{in}$  is lower than  $V_{\text{in,start,min}}$ , the startup phase will not be entered and the protection reaction of auto-restart will be performed. Upon startup and in the regulated mode, the input undervoltage protection triggering condition depends on the operating mode:

#### QRM1/DCM:

If  $EN_{\text{LIVP In}}$  parameter is enabled and the estimated input voltage  $V_{\text{in}}$  is lower than  $V_{\text{inUV}}$  for longer than a blanking time, the input undervoltage protection will be triggered. The blanking time of the input undervoltage protection is typically 10 half sine wave periods.

Note: The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **Line synchronization**.

#### ABM:

If  $EN_{\text{UVP,In}}$  parameter is enabled,  $EN_{\text{VIN,ABM}}$  parameter is enabled and the estimated input voltage  $V_{\text{in}}$  is lower than  $V_{\text{inUV}}$  for longer than a blanking time, the input undervoltage protection will be triggered. The blanking time of the input undervoltage protection is typically 10 burst periods.

EN<sub>VIN ABM</sub> refers to the enable switch for input voltage protections in Active Burst Mode (ABM). Note:

The reaction of the input undervoltage protection is fixed as auto-restart.

#### Maximum input voltage startup check and input overvoltage 3.7.6 protection

By monitoring the estimated input voltage  $V_{in}$  based on the ZCD pin and CS pin switching signals (see *Input* voltage estimation for details), the maximum input voltage startup check can be performed, and the input overvoltage protection can be triggered if the condition is met.

EN<sub>OVP In</sub> parameter refers to the enable switch for the maximum input voltage startup check (based on  $V_{\text{in.start.max}}$ ) and input overvoltage protection (based on  $V_{\text{inOV}}$ ).

### XDP™ Digital Power



## **Functional description**

Note:

V<sub>in,start,max</sub> parameter refers to the maximum input voltage level for startup, while V<sub>inOV</sub> parameter refers to the input overvoltage protection level.

During pre-startup check, if  $EN_{OVP,In}$  parameter is enabled and the estimated input voltage  $V_{in}$  is higher than  $V_{\text{in,start,max}}$ , the startup phase will not be entered and the protection reaction of auto-restart will be performed. Upon startup and in the regulated mode, the input overvoltage protection triggering condition depends on the operating mode:

#### **ORM1/DCM**:

If  $EN_{OVP,In}$  parameter is enabled and the estimated input voltage  $V_{in}$  is higher than  $V_{inOV}$  for longer than a blanking time, the input overvoltage protection will be triggered. The blanking time of the input overvoltage protection is typically 10 half sine wave periods.

Note:

The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **Line synchronization**.

#### ABM:

If  $EN_{OVP,In}$  parameter is enabled,  $EN_{VIN,ABM}$  parameter is enabled and the estimated input voltage  $V_{in}$  is higher than  $V_{\rm inOV}$  for longer than a blanking time, the input overvoltage protection will be triggered. The blanking time of the input overvoltage protection is typically 10 burst periods.

Note:

EN<sub>VIN ABM</sub> refers to the enable switch for input voltage protections in Active Burst Mode (ABM)

The reaction of the input overvoltage protection is fixed as auto-restart.

#### VCC undervoltage lockout 3.7.7

The Undervoltage Lockout (UVLO) is implemented in the hardware. It ensures the enabling and disabling of the **IC** operation based on the defined thresholds of the operating supply voltage  $V_{VCC}$  at the VCC pin.

The UVLO contains a hysteresis with the voltage thresholds  $V_{VCCon}$  for enabling the controller and  $V_{UVOFF}$  for disabling the controller. Once the mains input voltage is applied, current flows through an external resistor into the HV pin via the integrated depletion cell and diode to the VCC pin. The controller is enabled once V<sub>VCC</sub> exceeds the  $V_{VCCon}$  threshold and  $V_{VCC}$  will then start to drop. For normal startup,  $V_{VCC}$  supply should be taken over by either external supply or the self-supply via the auxiliary winding before  $V_{VCC}$  drops to  $V_{UVOFF}$ .

#### 3.7.8 VCC undervoltage protection

In regulated mode, if EN<sub>VCC,UVP</sub> parameter is enabled and the sampled VCC voltage is lower than the VCC undervoltage protection level  $V_{VCC.min}$  for longer than the blanking time of  $t_{VCCUV,blank}$  parameter, the VCC undervoltage protection will be triggered. The VCC undervoltage protection reaction is fixed as auto-restart. The VCC voltage is sampled 63 times per half sine wave period.

Note:

The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **Line synchronization**.

#### 3.7.9 VCC overvoltage protection

If the sampled VCC voltage is higher than the VCC overvoltage protection level  $V_{VCC,max}$ , the VCC overvoltage protection will be triggered. The VCC overvoltage protection reaction is configurable to auto-restart or latchmode based on *Reaction*<sub>VCC.OVP</sub> parameter.

The VCC voltage is sampled 63 times per half sine wave period.

Note:

The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in **Line synchronization**.

XDP™ Digital Power



**Functional description** 

#### 3.7.10 IC overtemperature protection

If the sampled  $\it IC$  junction temperature  $\it T_i$  is higher than  $\it T_{critical}$  parameter, the  $\it IC$  overtemperature protection will be triggered. The protection reaction is fixed as auto-restart, while the maximum junction temperature for startup and restart  $T_{\text{start,max}}$  is fixed as 4°C below  $T_{\text{critical}}$ .


The IC junction temperature  $T_i$  is sampled 1 time per half sine wave period.

The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on Note:

the operating conditions, as explained in **Line synchronization**.

If  $T_{\text{critical}}$  is configured above 119°C, the maximum switching frequency parameter  $f_{\text{sw,max}}$  cannot be configured above 136.4 kHz. If  $T_{\text{critical}}$  is 119°C or below, the maximum configurable  $f_{\text{sw.max}}$  value is 180.8 kHz.

Attention: IC lifetime is not guaranteed when operating junction temperature is above 125°C, which is possible if  $T_{critical}$  is configured above 119°C, with temperature sensing tolerance of  $\pm$  6°C.



IC overtemperature protection Figure 19

#### Other protections 3.7.11

- A hardware weak pull-up protects against an open CS pin. The reaction of this protection reaction is auto-
- A firmware watchdog triggers a protection if the ADC hardware cannot provide all necessary information within a defined time period. This may occur if timing requirements for the ADC are exceeded. The reaction of this protection is fast auto-restart.
- A hardware watchdog checks correct execution of firmware. A protection is triggered in the event that the firmware does not service the watchdog within a defined period. The reaction of this protection is autorestart.
- A hardware parity check triggers a protection if a bit in the memory changes unintentionally. The reaction of this protection is auto-restart.
- A firmware Cyclic Redundancy Check (CRC) at each startup verifies the integrity of firmware and parameters. The reaction of this protection is stop mode.
- A firmware task execution watchdog triggers a protection if the firmware tasks are not executed as expected. The reaction of this protection is auto-restart.
- A protection is triggered if the configurable parameter values are empty at startup. The reaction of this protection is stop mode.
- A protection is triggered if no reflected input voltage signal sensed from the ZCD pin at startup. The reaction of this protection is stop mode.

#### **Protection reactions** 3.7.12

The sequence of a protection reaction (not including hardware restart reaction) is as follows:

#### XDP™ Digital Power



#### **Functional description**

Upon triggering a protection, the gate driver is disabled within a maximum time, which is 1/512 of the half sine wave period.

Note:

The half sine wave period is either 9.823 ms or the inverse of the rectified AC input frequency, based on the operating conditions, as explained in Line synchronization.

- The reaction depends on the triggered protection:
  - In case of latch mode, the application will enter latch mode at this time. No further sequence is done until *VCC* voltage drops below  $V_{\text{UVOFF}}$ .
  - In case of auto-restart reaction, the controller will enter power saving mode PSMD2 with the autorestart time based on  $t_{\text{auto,restart}}$  parameter.
  - In case of fast auto-restart reaction, the controller will enter power saving mode PSMD2 with the fast auto-restart time of 0.4 sec.

Note:

For latch mode, auto-restart and fast auto-restart reactions, the internal HV startup cell is automatically enabled and disabled during this sequence, in order to keep the VCC voltage between the  $V_{UVLO}$  and  $V_{OVLO}$  thresholds.

Note:

For stop mode, if there is no external voltage supply for the VCC, the VCC voltage will drain to  $V_{\text{UVOFF}}$  and a hardware restart will be performed.


- After the (fast) auto-restart time is expired, the controller executes a single discharge pulse of duration  $t_{\rm nw}$ . This pulse partially discharges the capacitance after the bridge rectifier to improve accuracy of the next prestartup input voltage check.
- Any auto restart may include a new VCC charging cycle. The recharging time of VCC via HV pin current depends on the input voltage level and VCC level at the time when the (fast) auto-restart time is expired.
- The power stage will enable its gate driver for pre-startup check. If the conditions for pre-startup check are within limits, the startup phase is entered and followed by the regulated mode. During this time, if any protection is triggered, the sequence of a protection reaction (not including hardware restart reaction) starts again from step number 1 above.

#### 3.8 **Debug mode**

If an unexpected system protection was triggered during testing, the *Debug*<sub>Mode</sub> parameter can be enabled to enter stop mode reaction upon the protection triggering (except for VCC undervoltage lockout), to read out the firmware status code. For example in Figure 20, the firmware status code readout in the GUI shows a number of 0040<sub>H</sub> (in red color), which indicates that the input undervoltage protection has been triggered.

If there is no protection being triggered, the firmware status code should be  $0000_H$  (in black color). Note:

Debug<sub>Mode</sub> parameter should only be enabled for debugging purpose. For actual application running, Note: it has to be disabled.



Firmware status code readout for debugging

Please refer the design guide for the recommended setup & procedures to read out the firmware status code in debug mode.

## **XDP<sup>™</sup> Digital Power**

**List of Parameters** 



#### 4 **List of Parameters**

This list provides information about the configurable and fixed parameters.

This document uses symbols to ease the readability of formulas. As some tools do not support this format, the symbols are translated into plain text using underscores. For example, the parameter  $f_{\text{sw.max}}$  translates to f\_sw\_max.

All parameter values are typical settings. The accuracy might vary due to digital quantization and tolerances.

Note:

By default, the configurable parameters of a new XDPL8218 chip from Infineon are empty, so it is necessary to configure them before any application testing.

#### List of configurable parameters

Table 2 Configurable parameters for hardware configuration

Symbol	Basic description	Example	Minimum value	Maximum value
$\overline{N_{p}}$	Transformer primary main winding turns	32	1	300
$\overline{N_{\rm s}}$	Transformer secondary main winding turns	10	1	300
N <sub>a</sub>	Transformer primary auxiliary winding turns	3	1	300
L <sub>p</sub>	Transformer nominal primary main winding inductance	0.544 mH	Refer GUI	3 mH
R <sub>CS</sub>	Current sense resistor value	0.2 Ω	0.1 Ω	3 Ω
$R_{ZCD,1}$	ZCD series resistor value	27 kΩ	Refer GUI	Refer GUI
R <sub>ZCD,2</sub>	ZCD shunt resistor value	3.9 kΩ	Refer GUI	Refer GUI
C <sub>VCC</sub>	VCC capacitor value	22 μF	Refer GUI	100 μF
$V_{ m out,cap,rating}$	Main output capacitor voltage rating	80 V	10 V	450 V
R <sub>HV</sub>	HV series resistor value	52 kΩ	Refer GUI	255 kΩ
$I_{\rm GD,pk}$	Gate driver peak source current	30 mA	30 mA	108 mA

#### Table 3 Configurable parameters for startup

Symbol	Basic description	Example	Minimum value	Maximum value
$n_{ss}$	Number of soft start steps	3	1	Refer GUI
V <sub>out,start</sub>	Output charging phase output voltage set-point	27 V	V <sub>outUV,start</sub>	$V_{\rm outOV}$
V <sub>start,OCP1</sub>	Output charging phase CS pin voltage level 1 for MOSFET max. current cycle by cycle limit	0.52 V	Refer GUI	V <sub>OCP1,at,V,in,low</sub>
V <sub>OCP1,init</sub>	Initial CS pin voltage level 1 for MOSFET max. current limit on the input voltage measurement pulse before startup	0.3 V	Refer GUI	V <sub>start,OCP1</sub>

#### Table 4 **Configurable parameters for protections**

Symbol	Basic description	Example	Minimum value	Maximum value
t <sub>auto,restart</sub>	Auto-restart time	1.2 s	0.4 s	4 s

# infineon

## **List of Parameters**

 Table 4
 Configurable parameters for protections (continued)

Symbol	Basic description	Example	Minimum value	Maximum value
V <sub>OCP1,at,V,in,low</sub>	Regulated mode CS pin voltage level 1 for MOSFET max. current cycle by cycle limit at lowest operational input voltage ( $V_{\rm in,low}$ )	0.52 V	Refer GUI	1.08 V
V <sub>OCP1,at,V,in,high</sub>	Regulated mode <i>CS</i> pin voltage level 1 for MOSFET max. current cycle by cycle limit at highest operational input voltage ( <i>V</i> <sub>in,high</sub> )	0.34 V	Refer GUI	V <sub>OCP1,at,V,in,low</sub>
$V_{\rm in,low}$	Lowest operational input voltage (rms in case of AC input)	82 V	$V_{inUV}$	$V_{\rm in,high}$
V <sub>in,high</sub>	Highest operational input voltage (rms in case of AC input)	325 V	$V_{\rm in,low}$	$V_{\rm inOV}$
$t_{CSOCP2}$	MOSFET overcurrent protection blanking time	240 ns	100 ns	Refer GUI
Reaction <sub>OVP,Vou</sub>	Output overvoltage protection reaction	Auto- Restart	Auto-Restart	Latch-Mode
$\overline{V_{\text{outOV}}}$	Output overvoltage protection threshold	65 V	V <sub>out,start</sub>	Refer GUI
V <sub>outUV,start</sub>	Startup output undervoltage protection threshold	27 V	Refer GUI	V <sub>out,start</sub>
EN <sub>UVP,Vout</sub>	Enable switch for regulated mode output undervoltage protection	Enabled	Enabled	Disabled
Reaction <sub>UVP,Vou</sub>	Regulated mode output undervoltage protection reaction	Auto- Restart	Auto-Restart	Latch-Mode
$V_{ m outUV}$	Regulated mode output undervoltage protection threshold	33 V	Refer GUI	Refer GUI
$t_{VoutUV,blank}$	Blanking time for regulated mode output undervoltage protection	500 ms	5 ms	1000 ms
EN <sub>OVP,In</sub>	Enable switch for maximum input voltage startup check and input overvoltage protection	Enabled	Enabled	Disabled
EN <sub>UVP,In</sub>	Enable switch for minimum input voltage startup check and input undervoltage protection	Enabled	Enabled	Disabled
EN <sub>VIN,ABM</sub>	Enable switch for <i>ABM</i> input voltage protections	Enabled	Enabled	Disabled
$\overline{V_{inOV}}$	Input overvoltage protection threshold (rms in case of AC input)	350 V	V <sub>in,start,max</sub>	Refer GUI
V <sub>in,start,max</sub>	Maximum input voltage for startup (rms in case of AC input)	325 V	V <sub>in,start,min</sub>	$V_{\rm inOV}$
V <sub>in,start,min</sub>	Minimum input voltage at startup (rms in case of AC input)	82 V	V <sub>inUV</sub>	V <sub>in,start,max</sub>
$\overline{V_{inUV}}$	Input undervoltage protection threshold (rms in case of AC input)	70 V	Refer GUI	V <sub>in,start,min</sub>
P <sub>foldback,gain</sub>	Maximum on-time foldback gain for power limitation at brown-out	1	0	Refer GUI
Reaction <sub>VCC,OV</sub>	VCC overvoltage protection reaction	Latch- Mode	Auto-Restart	Latch-Mode
$V_{\text{VCC,max}}$	VCC overvoltage protection threshold	23 V	23 V	24.9 V

# infineon

#### **List of Parameters**

Table 4 Configurable parameters for protections (continued)

Symbol	Basic description	Example	Minimum value	Maximum value
EN <sub>VCC,UVP</sub>	Enable switch for regulated mode <i>VCC</i> undervoltage protection	Enabled	Enabled	Disabled
$V_{\text{VCC,min}}$	Regulated mode <i>VCC</i> undervoltage protection threshold	7.5 V	6.3 V	V <sub>VCC,max</sub>
t <sub>VCCUV,blank</sub>	Blanking time for regulated mode VCC undervoltage protection	1.5 ms	0 s	Refer GUI
$T_{\text{critical}}$	Temperature threshold for IC overtemperature protection	119°C	Refer GUI	143°C
Debug <sub>Mode</sub>	Enable switch for debug mode	Disabled	Enabled	Disabled

Table 5 Configurable parameters for multimode

Symbol	Basic description	Example	Minimum value	Maximum value
R <sub>FB,pull,up</sub>	FB pin internal pull-up resistor value	5.5 kohm	2.25 kohm	7.5 kohm
$N_{\text{quality}}$	Quality factor of the notch filter	1.6	0	2.0
n <sub>notch,blank</sub>	Number of half sine wave period as a timeout between the line synchronization being established and the notch filter output being applied as the filtered feedback voltage. 1)	2	1	10
f <sub>sw,max</sub>	Maximum switching frequency when $V_{\rm FB,filtered}$ is $V_{\rm FB,sw}$ (2.0 V) or above	136 kHz	20 kHz	Refer GUI
t <sub>on,min</sub>	Minimum on-time $t_{\text{on,min}}(V_{\text{in}})$ value when $t_{\text{on,min,V,out,sense}}(V_{\text{in}})$ is lower than $t_{\text{on,min}}$	1.38 μs	Refer GUI	t <sub>on,max,at,</sub> v,in,lo
$t_{ m min, demag}$	Minimum transformer demagnetizing time value used for $t_{\rm on,min,V,out,sense}(V_{\rm in})$ variable calculation internally	4 μs	3 μs	5 μs
t <sub>on,max,at,V,in,low</sub>	Maximum on-time when $V_{\rm in}$ is $V_{\rm in,low}$	15 μs	Refer GUI	30 μs
$f_{\text{burst}}$	ABM burst frequency	130 Hz	130 Hz	400 Hz
$n_{ABM,min}$	Minimum number of pulses per burst	1	1	Refer GUI
t <sub>on,min,ABM</sub>	Minimum on-time in <i>ABM</i>	1 μs	Refer GUI	t <sub>on,min</sub>
$t_{ABM,blank}$	Timeout for <i>ABM</i> entrance	6.5 ms	0 ms	Refer GUI
$n_{wakeup}$	Number of scheduler intervals between wakeup and start of the burst	5	1	20
$V_{FB,max,map}$	V <sub>FB,filtered</sub> threshold which represents the maximum power transfer of the system	2.0 V	Refer GUI	2.428 V
$V_{FB,min}$	$V_{\rm FB,filtered}$ threshold which represents the minimum power transfer of the system	0.3 V	0.2 V	0.5 V

It is essential for the notch filter to have line synchronization in order to work properly. This timeout enables the notch filter to converge. During this timeout, a low pass filter is used as the feedback voltage filtration.

## **XDP<sup>™</sup> Digital Power**



#### **List of Parameters**

#### Table 5 Configurable parameters for multimode (continued)

Symbol	Basic description	Example	Minimum value	Maximum value
$V_{\rm FB,limit,step}$	Voltage step size of filtered feedback voltage max. limit $V_{\text{FB,filtered,max}}$ ramp	800 mV	Refer GUI	Refer GUI

### Table 6 Configurable parameters for power factor correction

Symbol	Basic description	Default	Minimum value	Maximum value
$C_{EMI}$	Input current displacement compensation gain parameter for enhanced PFC	0.2 μF	0 μF	1 μF

### Table 7 Configurable parameters for fine tuning

Symbol	Basic description	Default	Minimum value	Maximum value
$t_{ZCDPD}$	ZCD pin propagation delay compensation parameter	370 ns	0 s	1000 ns
R <sub>in</sub>	DC link filter capacitor voltage ripple compensation parameter to improve input voltage estimation accuracy		0 Ω	30 Ω

#### Table 8 Configurable parameters for user ID

Symbol	Basic description	Default	Minimum value	Maximum value
User <sub>ID,A</sub>	User ID A	0	-	-

#### **List of Fixed Parameters**

#### Table 9 Fixed parameters for hardware configuration

Symbol	Basic description	Default	Minimum value	Maximum value
$V_{\rm d}$	Secondary main output diode forward voltage assumption for output voltage estimation	0.7 V	-	-
$V_{GD}$	GD pin peak voltage	12 V	-	-

#### **Table 10** Fixed parameters for protections

Symbol	Basic description	Default	Minimum value	Maximum value
T <sub>start,max</sub>	Maximum IC junction temperature for startup	T <sub>critical</sub> - 4°C	-	-

#### Table 11 Fixed parameters for startup

Symbol	Basic description	Default	Minimum value	Maximum value
$t_{ss}$	Soft start time step	0.5 ms	-	-



#### **List of Parameters**

#### Table 11 Fixed parameters for startup (continued)

Symbol	Basic description	Default	Minimum value	Maximum value
V <sub>FB,limit,start</sub>	Start voltage for filtered feedback voltage max. limit V <sub>FB,filtered,max</sub> ramp	1.2 V	-	-

#### Table 12 Fixed parameters for multimode

Symbol	Basic description	Default	Minimum value	Maximum value
$V_{FB,ABM}$	V <sub>FB,filtered</sub> threshold for the <b>ABM/DCM</b> transition	800 mV	-	-
$V_{FB,sw}$	$V_{\rm FB,filtered}$ threshold for the end of the maximum switching frequency ramp up	2 V	-	-
$V_{FB,on}$	V <sub>FB,filtered</sub> threshold for the start of the on-time ramp up	1.2 V	-	-
f <sub>sw,min</sub>	Minimum switching frequency	20 kHz	-	-

#### Table 13 Fixed parameters for power factor correction

Symbol	Basic description	Default	Minimum value	Maximum value
V <sub>EPFC,off</sub>	Above this $V_{\rm FB,filtered}$ threshold, the enhanced <b>PFC</b> is fully enabled.	1.2 V	-	-
V <sub>EPFC,off</sub>	Below this $V_{\text{FB,filtered}}$ threshold, the enhanced <b>PFC</b> is disabled.	0.8 V	-	-
t <sub>on,min,EPFC</sub>	Minimum on time for enhanced <b>PFC</b> modulation	t <sub>CS,LEB</sub> + 24/f <sub>MCLK</sub>	-	-
t <sub>on,max,EPFC</sub>	Maximum on time for enhanced <b>PFC</b> modulation	1.5*t <sub>on,max</sub>	-	-

#### **Table 14** Other fixed parameters

Symbol	Basic description	Default	Minimum value	Maximum value	
$t_{\text{CS,LEB}}$	CS leading edge blanking time	480 ns	-	-	
t <sub>ZCD,ring</sub>	ZCD ringing suppression	1.2 μs	-	-	
$t_{\sf pw}$	Discharge pulse duration	1.5 μs	-	-	
n <sub>OSC,ZCD</sub>	Selection of zero-crossings for the oscillation period measurement at pre-startup	Second and Third zero- crossings	-	-	
T <sub>OSC,max</sub>	Maximum limit of the measured oscillation period (If exceeded at pre-startup, $T_{\rm OSC,preset}$ is used; If exceeded after startup, the last valid measured oscillation period is used)	6.6 μs	-	-	
T <sub>OSC,preset</sub>	Oscillation period used by the controller if the measured oscillation period at pre-startup exceeds $T_{\rm OSC,max}$		-	-	

**XDP<sup>™</sup> Digital Power** 



**Electrical Characteristics and Parameters** 

#### 5 **Electrical Characteristics and Parameters**

All signals are measured with respect to the ground pin, GND. The voltage levels are valid provided other ratings are not violated.

#### 5.1 **Package Characteristics**

Table 15 **Package Characteristics** 

Parameter	Symbol	Limit Values		Unit	Remarks
		min	max		
Thermal resistance for PG- DSO-8-58	R <sub>thJA</sub>	_	178	K/W	JEDEC 1s0p for 140 mW power dissipation

#### **5.2 Absolute Maximum Ratings**

Attention: Stresses above the values listed below may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. These values are not tested during production test.

**Absolute Maximum Ratings** Table 16

Parameter	Symbol Limit Val		ues	Unit	Remarks
		min	max		
Voltage externally supplied to pin VCC	V <sub>VCCEXT</sub>	-0.5	26	V	voltage that can be applied to pin VCC by an external voltage source
Voltage at pin GDx	$V_{GDx}$	-0.5	V <sub>VCC</sub> + 0.3	V	if gate driver is not configured for digital I/O
Junction temperature	TJ	-40	125	°C	max. operating frequency 66 MHz f <sub>MCLK</sub>
Junction temperature	TJ	-40	150 <sup>1)</sup>	°C	<i>f</i> <sub>sw,max</sub> ≤ 136 kHz
Storage temperature	T <sub>S</sub>	-55	150	°C	
Soldering temperature	T <sub>SOLD</sub>	_	260	°C	Wave Soldering <sup>2)</sup>
Latch-up capability	I <sub>LU</sub>	_	150	mA	<sup>3)</sup> Pin voltages acc. to abs. max. ratings
ESD capability HBM	V <sub>HBM</sub>	_	1500	٧	4)5)
ESD capability CDM	$V_{CDM}$	_	500	٧	6)

<sup>1</sup> Auto-restart may be delayed at low input voltage condition when junction temperature is above 125°C. The lifetime is not guaranteed when IC operating junction temperature is above 125°C.

<sup>2</sup> According to JESD22-A111 Rev A.

<sup>3</sup> Latch-up capability according to JEDEC JESD78D, T<sub>A</sub>= 85°C.

<sup>4</sup> ESD-HBM according to ANSI/ESDA/JEDEC JS-001-2012.

<sup>5</sup> product resp. package specific rating up to 2000 V

<sup>6</sup> ESD-CDM according to JESD22-C101F.

# (

### **Electrical Characteristics and Parameters**

Table 16 Absolute Maximum Ratings (continued)

Parameter	Symbol	Limit Val	ues	Unit	Remarks
		min	max		
Input Voltage Limit	V <sub>IN</sub>	-0.5	3.6	V	Voltage externally supplied to pins GPIO, MFIO, CS, ZCD, GPIO, VS, GDx (if GDx is configured as digital I/O). (If not stated different)
Maximum permanent negative clamping current for ZCD and CS	-I <sub>CLN_DC</sub>	_	2.5	mA	RMS
Maximum transient negative clamping current for ZCD and CS	-I <sub>CLN_TR</sub>	_	10	mA	pulse < 500ns
Maximum negative transient input voltage for ZCD	-V <sub>IN_ZCD</sub>	_	1.5	V	pulse < 500ns
Maximum negative transient input voltage for CS	-V <sub>IN_CS</sub>	_	3.0	V	pulse < 500ns
Maximum permanent positive clamping current for CS	I <sub>CLP_DC</sub>	_	2.5	mA	RMS
Maximum transient positive clamping current for CS	I <sub>CLP_TR</sub>	_	10	mA	pulse < 500ns
Maximum current into pin VIN	I <sub>AC</sub>	_	10	mA	for charging operation
Maximum sum of input clamping high currents for digital input stages of device	I <sub>CLH_sum</sub>	_	300	μА	limits for each individual digital input stage have to be respected
Voltage at HV pin	V <sub>HV</sub>	-0.5	600	V	

## **5.3** Operating Conditions

The recommended operating conditions are shown for which the DC Electrical Characteristics are valid.

Table 17 Operating Range

Parameter	Symbol	Limit Valu	Limit Values		Remarks
		min	max		
Ambient temperature	T <sub>A</sub>	-40	85	°C	
Junction Temperature	T <sub>J</sub>	-40	125	°C	max. 66 MHz f <sub>MCLK</sub>
Lower VCC limit	V <sub>VCC</sub>	V <sub>UVOFF</sub>	_	V	device is held in reset when V <sub>VCC</sub> < V <sub>UVOFF</sub>
Voltage externally supplied to VCC pin	V <sub>VCCEXT</sub>	_	24	V	maximum voltage that can be applied to pin VCC by an external voltage source
Gate driver pin voltage	$V_{GD}$	-0.5	V <sub>VCC</sub> + 0.3	٧	
Line frequency	f <sub>in</sub>	45	66	Hz	



#### **Electrical Characteristics and Parameters**

#### 5.4 DC Electrical Characteristics

The electrical characteristics provide the spread of values applicable within the specified supply voltage and junction temperature range,  $T_J$  from -40 °C to +125 °C.

Devices are tested in production at  $T_A$  = 25 °C. Values have been verified either with simulation models or by device characterization up to 125 °C.

Typical values represent the median values related to  $T_A$  = 25 °C. All voltages refer to GND, and the assumed supply voltage is  $V_{VCC}$  = 18 V if not otherwise specified.

Note:

Not all values given in the tables are tested during production testing. Values not tested are explicitly marked.

**Table 18 Power Supply Characteristics** 

Parameter	Symbol		Values		Unit	t Note or Test Condition
		Min.	Тур.	Max.		
VCC_ON threshold	V <sub>VCCon</sub>	_	V <sub>SELF</sub>		V	Self-powered startup (default)
VCC_ON_SELF threshold	V <sub>SELF</sub>	19	20.5	22	V	$dV_{VCC}/dt = 0.2 V/ms$
VCC_ON_SELF delay	t <sub>SELF</sub>	_	_	2.1	μs	Reaction time of V <sub>VCC</sub> monitor
VCC_UVOFF current	Ivccuvoff	5	20	40	μΑ	$V_{VCC} < V_{SELF}(min) - 0.3 V$ or $V_{VCC} < V_{EXT}(min) - 0.3 V^{7)}$
UVOFF threshold	V <sub>UVOFF</sub>	_	6.0	_	V	SYS_CFG0.SELUVTHR = 0 0 <sub>B</sub>
UVOFF threshold tolerance	$\Delta_{UVOFF}$	_	_	±5	%	This value defines the tolerance of V <sub>UVOFF</sub>
UVOFF filter constant	t <sub>UVOFF</sub>	600	_	_	ns	1V overdrive
UVLO (UVWAKE) threshold	V <sub>UVLO</sub>	_	V <sub>UVOFF</sub> · 1.25	_	V	
UVWAKE threshold tolerance	$\Delta_{UVLO}$	_	_	±5	%	This value defines the tolerance of V <sub>UVLO</sub>
UVLO (UVWAKE) filter constant	t <sub>UVLO</sub>	0.6	_	2.2	μs	1 V overdrive
OVLO (OVWAKE) threshold	V <sub>OVLO</sub>	_	V <sub>SELF</sub>	_	V	
OVLO (OVWAKE) filter constant	t <sub>OVLO</sub>	0.6	_	2.4	μs	1 V overdrive
VDDP voltage	V <sub>VDDP</sub>	3.04	3.20	3.36	V	At PMD0/PSMD1. Some internal values refer to $V_{VDDP}$ / $V_{VDDA}$ and $V_{VDDPPS}$ / $V_{VDDAPS}$ respectively.

<sup>&</sup>lt;sup>7</sup> Tested at  $V_{VCC} = 5.5 V$ 

## XDP<sup>™</sup> Digital Power



#### **Electrical Characteristics and Parameters**

**Power Supply Characteristics (continued)** Table 18

Parameter	Symbol		Values		Unit	Note or Test Condition
		Min.	Тур.	Max.		
VDDA voltage	$V_{VDDA}$	3.20	3.31	3.42	V	At PMD0/PSMD1. Some internal values refer to $V_{VDDP} / V_{VDDA}$ and $V_{VDDPPS} / V_{VDDAPS}$ respectively.
Nominal range 0% to 100%	V <sub>ADCVCC</sub>	0	_	V <sub>REF</sub>	V	$V_{ADCVCC} = 0.09 \cdot V_{VCC}^{8}$
Reduced VCC range for ADC measurement	R <sub>ADCVCC</sub>	8	_	92	%	9)10)
Maximum error for ADC measurement (8-bit result)	TET0 <sub>VCC</sub>	_	_	3.8	LSB <sub>8</sub>	
Maximum error for ADC measurement (8-bit result)	TET256 <sub>VCC</sub>	_	_	5.2	LSB <sub>8</sub>	
Gate driver current consumption excl. gate charge current	I <sub>VCCGD</sub>	_	0.26	0.35	mA	T <sub>j</sub> ≤ 125°C
VCC quiescent current in PMD0	I <sub>VCCPMD0</sub>	_	3.5	4.7	mA	All registers have reset values, clock is active, CPU is stopped
VCC quiescent current in PSMD2	I <sub>VCCPSMD2</sub>	_	0.3	0.48	mA	$T_j \le 85$ °CWU_PWD_CFG = $2C_H$
VCC quiescent current in PSMD2	I <sub>VCCPSMD2</sub>		_	1.2	mA	$T_j \le 125 \text{ °CWU_PWD_CFG}$ = $2C_H$
VCC quiescent current in power saving mode PSDM4 with standby logic active	I <sub>VCCPSMD4</sub>	_	0.13	0.18	mA	$T_j \le 125 ^{\circ}\text{C}$ WU_PWD_CFG = $00_H$

#### Table 19 **Electrical Characteristics of the GD Pin**

Parameter	Symbol		Values		Unit	<b>Note or Test Condition</b>
		Min.	Тур.	Max.		
Input clamping current, low	-I <sub>CLL</sub>	_	_	100	μΑ	only digital input
Input clamping current, high	I <sub>CLH</sub>	_	_	100	μА	only digital input

<sup>8</sup> Theoretical minimum value, real minimum value is related to  $V_{UVOFF}$  threshold.

<sup>9</sup> Operational values.

<sup>10</sup> Note that the system is turned off if  $V_{VCC} < V_{UFOFF}$ .

## **XDP<sup>™</sup> Digital Power**



**Electrical Characteristics of the GD Pin (continued)** Table 19

Parameter	Symbol		Values	Unit	Note or Test Condition	
		Min.	Тур.	Max.		
APD low voltage (active pull-down while device is not powered or gate driver is not enabled)	V <sub>APD</sub>	_	_	1.6	V	I <sub>GD</sub> = 5 mA
R <sub>PPD</sub> value	R <sub>PPD</sub>	_	600	_	kΩ	Permanent pull-down resistor inside gate driver
R <sub>PPD</sub> tolerance	$\Delta_{PPD}$	_	_	±25	%	Permanent pull-down resistor inside gate driver
Driver output low impedance	R <sub>GDL</sub>	_	_	7.0	Ω	$T_J \le 125 ^{\circ}\text{C}, I_{GD} = 0.1 \text{A}$
Nominal output high voltage in PWM mode	V <sub>GDH</sub>	_	12	_	V	GDx_CFG.VOL = 2, I <sub>GDH</sub> = -1 mA
Output voltage tolerance	$\Delta_{ m VGDH}$	_	_	±5	%	Tolerance of programming options if V <sub>GDH</sub> > 10 V, I <sub>GDH</sub> = -1 mA
Rail-to-rail output high voltage	$V_{GDHRR}$	V <sub>VCC</sub> - 0.5	_	V <sub>VCC</sub>	V	If V <sub>VCC</sub> < programmed V <sub>GDH</sub> and output at high state
Output high current in PWM mode for GD0	-I <sub>GDH</sub>	_	100	_	mA	GDx_CFG.CUR = 8
Output high current tolerance in PWM mode	$\Delta_{IGDH}$	_		±15	%	Calibrated 11)
Discharge current for GD0	I <sub>GDDIS</sub>	800	_	_	mA	V <sub>GD</sub> = 4 V and driver at low state
Output low reverse current	-I <sub>GDREVL</sub>	_	_	100	mA	Applies if V <sub>GD</sub> < 0 V and driver at low state
Output high reverse current in PWM mode	I <sub>GDREVH</sub>	_	1/6 of I <sub>GDH</sub>	_		Applies if V <sub>GD</sub> > V <sub>GDH</sub> + 0.5 V (typ) and driver at high state

**Electrical Characteristics of the CS Pin** Table 20

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Input voltage operating range	V <sub>INP</sub>	-0.5	_	3.0	V	

<sup>11</sup> referred to GDx\_CFG.CUR = 16



**Table 20** Electrical Characteristics of the CS Pin (continued)

Parameter	Symbol		Values		Unit	Note or Test Condition
		Min.	Тур.	Max.		
OCP2 comparator reference voltage, derived from V <sub>VDDA</sub> , given values assuming V <sub>VDDA</sub> = V <sub>VDDA,typ</sub>	V <sub>OCP2</sub>	_	1.6	_	V	SYS_CFG0.OCP2 = 00 <sub>B</sub>
OCP2 comparator reference voltage, derived from V <sub>VDDA</sub> , given values assuming V <sub>VDDA</sub> = V <sub>VDDA,typ</sub>	V <sub>OCP2</sub>	_	1.2	_	V	SYS_CFG0.OCP2 = 01 <sub>B</sub>
OCP2 comparator reference voltage, derived from V <sub>VDDA</sub> , given values assuming V <sub>VDDA</sub> = V <sub>VDDA,typ</sub>	V <sub>OCP2</sub>	_	0.8	_	V	SYS_CFG0.OCP2 = 10 <sub>B</sub>
OCP2 comparator reference voltage, derived from V <sub>VDDA</sub> , given values assuming V <sub>VDDA</sub> = V <sub>VDDA,typ</sub>	V <sub>OCP2</sub>	_	0.6	_	V	SYS_CFG0.OCP2 = 11 <sub>B</sub>
Threshold voltage tolerance	Δ <sub>VOCP2</sub>	_		±5	%	Voltage divider tolerance
Comparator propagation delay	t <sub>OCP2PD</sub>	15	_	35	ns	
Minimum comparator input pulse width	t <sub>OCP2PW</sub>	_	_	30	ns	
OCP2F comparator propagation delay	t <sub>OCP2FPD</sub>	70	_	170	ns	$dV_{CS}/dt = 100 V/\mu s$
Delay from V <sub>CS</sub> crossing V <sub>CSOCP2</sub> to begin of GDx turn-off (I <sub>GD0</sub> > 2mA)	t <sub>CSGDxOCP2</sub>	125	135	190	ns	dV <sub>CS</sub> /dt = 100 V/μs; f <sub>MCLK</sub> = 66 MHz. GDx driven by QR_GATE FIL_OCP2.STABLE = 3
OCP1 operating range	V <sub>OCP1</sub>	0	_	V <sub>REF</sub> /2	V	RANGE =00 <sub>B</sub>
OCP1 threshold at full scale setting (CS_OCP1LVL=FF <sub>H</sub> )	V <sub>OCP1FS</sub>	1187	1209	1243	mV	RANGE =00 <sub>B</sub>
Delay from V <sub>CS</sub> crossing V <sub>CSOCP1</sub> to CS_OCP1 rising edge, 1.2 V range	t <sub>CSOCP1</sub>	90	170	250	ns	Input signal slope dV <sub>CS</sub> / dt = 150 mV/µs. This slope represents a use case of a switch-mode power supply with minimum input voltage.



**Electrical Characteristics of the CS Pin (continued)** Table 20

Parameter	Symbol		Values		Unit	Note or Test Condition
		Min.	Тур.	Max.		
Delay from CS_OCP1 rising edge to QR_GATE falling edge	t <sub>OCP1GATE</sub>	_	_	130	ns	
Delay from QR_GATE falling edge to start of GDx turn-off	t <sub>GATEGDx</sub>	1	3	5	ns	GDx driven by QR_GATE. Measured up to I <sub>GDx</sub> > 2 mA
OCP1 comparator input single pulse width filter	t <sub>OCP1PW</sub>	60	_	95	ns	Shorter pulses than min. are suppressed, longer pulses than max. are passed
Nominal S&H operating range 0% to 100%	V <sub>CSH</sub>	0	_	V <sub>REF</sub> /2	V	CS_ICR.RANGE =00 <sub>B</sub>
Reduced S&H operating range	RR <sub>CVSH</sub>	8	_	92	%	CS_ICR.RANGE =00 <sub>B</sub> Operational values
Maximum error of CS0 S&H for corrected measurement (8-bit result)	TET0 <sub>CS0S</sub>	_	_	4.7	LSB	CS_ICR.RANGE =00 <sub>B</sub>
Maximum error of CS0 S&H for corrected measurement (8-bit result)	TET256 <sub>CS0S</sub>	_	_	6.0	LSB	CS_ICR.RANGE =00 <sub>B</sub>
Nominal S&H operating range 0% to 100%	V <sub>CSH</sub>	0	_	V <sub>REF</sub> /6	V	CS_ICR.RANGE =11 <sub>B</sub>
Reduced S&H operating range	RR <sub>CVSH</sub>	20	_	80	%	CS_ICR.RANGE =11 <sub>B</sub> Operational values
Maximum error of CS0 S&H for corrected measurement (8-bit result)	TET0 <sub>CS0S</sub>	_	_	8.0	LSB	CS_ICR.RANGE =11 <sub>B</sub>
Maximum error of CS0 S&H for corrected measurement (8-bit result)	TET256 <sub>CS0S</sub>	_	_	8.7	LSB	CS_ICR.RANGE =11 <sub>B</sub>
S&H delay of input buffer	t <sub>CSHST</sub>	_	_	510	ns	Referring to jump in input voltage. Limits the minimum gate driver Ton time.



#### **Electrical Characteristics and Parameters**

Table 21 **Electrical Characteristics of the ZCD Pin** 

Parameter	Symbol		Values		Unit	Note or Test Condition
		Min.	Тур.	Max.		
Input voltage operating range	V <sub>INP</sub>	-0.5	_	3.3	V	
Input clamping current, high	I <sub>CLH</sub>	_	_	100	μΑ	
Zero-crossing threshold	$V_{ZCTHR}$	15	40	70	mV	
Comparator propagation delay	t <sub>ZCPD</sub>	30	50	70	ns	$dV_{ZCD}/dt = 4 V/\mu s$
Input voltage negative clamping level	-V <sub>INPCLN</sub>	140	180	220	mV	Analog clamp activated
Nominal I/V-conversion operating range 0% to 100%	-I <sub>IV</sub>	0	_	0.5	mA	CRNG =11 <sub>B</sub> Gain = 4800 mV/mA
Nominal I/V-conversion operating range 0% to 100%	-I <sub>IV</sub>	0	_	1	mA	CRNG =10 <sub>B</sub> Gain = 2400 mV/mA
Nominal I/V-conversion operating range 0% to 100%	-I <sub>IV</sub>	0	_	2	mA	CRNG =01 <sub>B</sub> Gain = 1200 mV/mA
Nominal I/V-conversion operating range 0% to 100%	-I <sub>IV</sub>	0	_	4	mA	CRNG =00 <sub>B</sub> Gain = 600 mV/mA
Reduced I/V-conversion operating range	RR <sub>IV</sub>	5	_	80	%	
Maximum error for corrected ADC measurement (8-bit result)	TETO <sub>IV</sub>	_	_	4.1	LSB <sub>8</sub>	CRNG =00 <sub>B</sub>
Maximum error for corrected ADC measurement (8-bit result)	TET256 <sub>IV</sub>	-	_	9.7	LSB <sub>8</sub>	CRNG =00 <sub>B</sub>
Maximum deviation between ZCD clamp voltage and trim result stored in OTP	E <sub>ZCDClp</sub>	_	_	±5	%	-I <sub>IV</sub> > 0.25 mA
IV-conversion delay of input buffer	t <sub>IVST</sub>	_	_	900	ns	Refers to jump in input current <sup>12)</sup>

36

<sup>12</sup> Limits the minimum gate driver T<sub>on</sub> time.

**Electrical Characteristics of the ZCD Pin (continued)** Table 21

Parameter	Symbol		Values		Unit	Note or Test Condition
		Min.	Тур.	Max.		
Nominal S&H input voltage range 0% to 100%	V <sub>ZSH</sub>	0	_	2/3 · V <sub>REF</sub>	V	SHRNG =0 <sub>B</sub>
Nominal S&H input voltage range 0% to 100%	V <sub>ZSH</sub>	V <sub>REF</sub> /2	_	7/6 · V <sub>REF</sub>	V	SHRNG =1 <sub>B</sub>
Reduced S&H input voltage range	RR <sub>ZVSH</sub>	4	_	95	%	
Maximum error for corrected ADC measurement (8-bit result)	TET0 <sub>ZVS0</sub>	_	_	3.7	LSB <sub>8</sub>	SHRNG =0 <sub>B</sub>
Maximum error for corrected ADC measurement (8-bit result)	TET256 <sub>ZVS0</sub>	_	_	4.9	LSB <sub>8</sub>	SHRNG =0 <sub>B</sub>
Maximum error for corrected ADC measurement (8-bit result)	TET0 <sub>ZVS1</sub>	_	_	4.2	LSB <sub>8</sub>	SHRNG =1 <sub>B</sub>
Maximum error for corrected ADC measurement (8-bit result)	TET256 <sub>ZVS1</sub>	_	_	5.8	LSB <sub>8</sub>	SHRNG =1 <sub>B</sub>
S&H delay of input buffer referring to jump of input voltage	t <sub>ZSHST</sub>	_	_	1.0	μs	SHRNG =0 <sub>B</sub> T <sub>j</sub> ≤ 125 °C
S&H delay of input buffer referring to jump of input voltage	t <sub>ZSHST</sub>	_	_	1.6	μs	SHRNG =1 <sub>B</sub> T <sub>j</sub> ≤ 125 °C

**Electrical Characteristics of the HV Pin** Table 22

Parameter	Symbol		Values		Unit	Note or Test Condition
		Min.	Тур.	Max.		
Current for V <sub>CC</sub> cap charging	I <sub>LD</sub>	3.0	5	7.5	mA	$V_{HV} = 30 \text{ V}; V_{VCC} < V_{VCCon} - 0.3 \text{ V}; T_j \ge 0^{\circ}\text{C}$
Current for V <sub>CC</sub> cap charging	I <sub>LD</sub>	2.4	5	7.5	mA	$V_{HV} = 30 \text{ V}; V_{VCC} < V_{VCCon} - 0.3 \text{ V}; -25^{\circ}\text{C} < T_{j} < 0^{\circ}\text{C}$
Current for V <sub>CC</sub> cap charging	I <sub>LD</sub>	2.0	5	7.5	mA	$V_{HV} = 30 \text{ V}; V_{VCC} < V_{VCCon} - 0.3 \text{ V}; T_j < -25^{\circ}\text{C}$



#### **Electrical Characteristics and Parameters**

 Table 22
 Electrical Characteristics of the HV Pin (continued)

Parameter	Symbol		Values		Unit	Note or Test Condition
		Min.	Тур.	Max.		
Nominal current for measurement path 0% to 100%	I <sub>MEAS</sub>	0	_	9.6	mA	CURRNG = 11 <sub>B</sub>
Nominal current for measurement path 0% to 100%	I <sub>MEAS</sub>	0	_	4.8	mA	CURRNG = 10 <sub>B</sub>
Nominal current for measurement path 0% to 100%	I <sub>MEAS</sub>	0	_	1.6	mA	CURRNG = 01 <sub>B</sub>
Comparator threshold (in % of full range of I <sub>MEAS</sub> )	THR <sub>COMP</sub>	15	20	25	%	COMPTHR= 00 <sub>B</sub>
Comparator threshold (in % of full range of I <sub>MEAS</sub> )	THR <sub>COMP</sub>	25	30	35	%	COMPTHR= 01 <sub>B</sub>
Comparator threshold (in % of full range of I <sub>MEAS</sub> )	THR <sub>COMP</sub>	45	50	55	%	COMPTHR= 11 <sub>B</sub>

### Table 23 Electrical Characteristics of the FB Pin

Parameter	Symbol	Values			Unit	Note or Test Condition	
		Min.	Тур.	Max.			
MFIO reference voltage	V <sub>MFIOREF</sub>	_	V <sub>REF</sub>	_	V	Selection = V <sub>REF</sub>	
Nominal range 0% to 100%	V <sub>MFIO</sub>	0	_	V <sub>REF</sub>	V	Gain = 1	
Reduced operating range	RR <sub>VMFIO</sub>	4	_	96	%	Gain = 1. Operational values.	
Maximum error for corrected measurement (8-bit result)	TETO <sub>MFIO</sub>	_	_	4.0	LSB <sub>8</sub>	Gain = 1	
Maximum error for corrected measurement (8-bit result)	TET256 <sub>MFI0</sub>	_	_	4.8	LSB <sub>8</sub>	Gain = 1	
Delay of input buffer	t <sub>MFIOST</sub>	_	_	2.7	μs	Refers to jump in input voltage 0% to 90%. Applicable for MFIO0 and MFIO1 only.	



#### **Electrical Characteristics and Parameters**

Table 24 Electrical Characteristics of the UART Pin

Parameter	Symbol		Values	ues Unit		Note or Test Condition
		Min.	Тур.	Max.		
Input clamping current, low	-I <sub>CLL</sub>	_	_	100	μΑ	only digital input
Input clamping current, high	I <sub>CLH</sub>	_	_	100	μΑ	only digital input
Input capacitance	C <sub>INPUT</sub>	_	_	25	pF	
Input low voltage	V <sub>IL</sub>	_	_	1.0	V	
Input high voltage	V <sub>IH</sub>	2.1	_	_	V	
Input low current with active weak pull-up WPU	-I <sub>LPU</sub>	30	_	90	μΑ	Measured at max. V <sub>IL</sub>
Max. input frequency	f <sub>INPUT</sub>	15	_	_	MHz	
Output low voltage	V <sub>OL</sub>	_	_	0.8	V	I <sub>OL</sub> = 2 mA
Output high voltage	V <sub>OH</sub>	2.4	_	_	V	I <sub>OH</sub> = -2 mA
Output sink current	I <sub>OL</sub>	_	_	2	mA	
Output source current	-I <sub>OH</sub>	_	_	2	mA	
Output rise time $(0 \rightarrow 1)$	t <sub>RISE</sub>	_	_	50	ns	20 pF load, push/pull output
Output fall time (1 → 0)	t <sub>FALL</sub>	_	_	50	ns	20 pF load, push/pull or open-drain output
Max. output switching frequency	f <sub>SWITCH</sub>	10	_	_	MHz	
UART baudrate	f <sub>UART</sub>	-10%	57600	+10%	baud	

#### Table 25 Electrical Characteristics of the A/D Converter

Parameter	Symbol	ymbol Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Integral non-linearity	INL	_	_	1	LSB <sub>8</sub>	13)

#### Table 26 Electrical Characteristics of the Reference Voltage

Parameter	Symbol Values				Unit	Note or Test Condition
		Min.	Тур.	Max.		
Reference voltage	V <sub>REF</sub>	_	2.428	_	V	
VREF overall tolerance	$\Delta_{VREF}$	_	_	±1.5	%	Trimmed, T <sub>j</sub> ≤ 125 °C and aging

ADC capability measured via channel MFIO without errors due to switching of neighbouring pins, e.g. gate drivers, measured with STC = 5. MFIO buffer non-linearity masked out by taking ADC output values ≥ 30 only.



#### **Electrical Characteristics and Parameters**

### **Table 27 Electrical Characteristics of the OTP Programming**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
OTP programming voltage at the VCC pin for range C000 <sub>H</sub> to CFFF <sub>H</sub>	V <sub>PP</sub>	7.35	7.5	7.65	V	Operational values
OTP programming current	I <sub>PP</sub>	_	1.6	_	mA	Programming of 4 bits in parallel

#### **Table 28 Electrical Characteristics of the Clock Oscillators**

Parameter	Symbol		Values			<b>Note or Test Condition</b>
		Min.	Тур.	Max.		
Master clock oscillation period including all variations	t <sub>MCLK</sub>	15.0	15.8	16.6	ns	In reference to 66 MHz f <sub>MCLK</sub>
Main clock oscillator frequency variation of stored DPARAM frequency	$\Delta_{MCLK}$	-3.2	_	+3.5	%	Temperature drift and aging only, 66 MHz f <sub>MCLK</sub>
Standby clock oscillator frequency	f <sub>STBCLK</sub>	96	100	104	kHz	Trimming tolerance at T <sub>A</sub> = 25 °C
Standby clock oscillator frequency	f <sub>STBCLK</sub>	90	100	110	kHz	Overall tolerance, T <sub>j</sub> ≤ 125 °C

## **Table 29 Electrical Characteristics of the Temperature Sensor**

Parameter	Symbol	Values			Unit	Note or Test Condition
		Min.	Тур.	Max.		
Temperature sensor ADC output operating range	ADC <sub>TEMP</sub>	0	_	190	LSB	ADC <sub>TEMP</sub> = 40 + temperature / °C)
Temperature sensor tolerance	$\Delta_{TEMP}$	_	_	±6	К	Incl. ADC conversion accuracy at 3 σ

**XDP<sup>™</sup> Digital Power** 



**Package Dimensions** 

#### **Package Dimensions** 6

The package dimensions of PG-DSO-8 are provided.




Figure 21 **Package Dimensions for PG-DSO-8** 

Note: Dimensions in mm.

You can find all of our packages, packing types and other package information on our Infineon Note: Internet page "Products": http://www.infineon.com/products.

#### **XDP<sup>™</sup> Digital Power**

# **(infineon**

#### References

#### 7 References

- 1. Infineon: XDPL8218 Design Guide
- 2. Infineon: XDPL8218 Reference Board Engineering Report
- 3. Infineon: CoolMOS P7 power MOSFETs, http://www.infineon.com/P7
- **4.** Infineon: .dp Vision User Manual
- Infineon: .dp Interface Gen2 which can be ordered at http://www.ehitex.de/en/programmer/2527/.dp-interface-board-gen2.dp-digital-power-2.0-infineon
- **6.** Infineon: .dp Interface Gen2 User Manual
- 7. Infineon: Programming manual for XDPL controllers with PG-DSO-8 package

## **Revision History**

Major changes since previous revision

$D \sim 1$	110	 ٠Ц	isto	LV.
K P I	/ 1 >	 1 6	1510	) I V

Revision	Description
1.0	Initial version

## **Glossary**

#### **ABM**

Active Burst Mode (ABM)

Active Burst Mode is an operating mode of a switched-mode power supply for very light load conditions. The controller switches in bursts of pulses with a pause between bursts in which no switching is done.

#### **CCM**

Continuous Conduction Mode (CCM)

Continuous Conduction Mode is an operational mode of a switching power supply in which the current is continuously flowing and does not return to zero.

#### **CRC**

Cyclic Redundancy Check (CRC)

A cyclic redundancy check is an error-detecting code commonly used to detect accidental changes to raw data.

#### CV

Constant Voltage (CV)

Constant Voltage is a mode of a power supply in which the output voltage is kept constant regardless of the load.

#### **DCM**

Discontinuous Conduction Mode (DCM)

Discontinuous Conduction Mode is an operational mode of a switching power supply in which the current starts and returns to zero.

#### **ECG**

Electronic Control Gear (ECG)

An electronic control gear is a power supply which provides one or more light module(s) with the appropriate voltage or current.

#### XDP™ Digital Power



#### **Glossary**

#### **EMI**

Electro-Magnetic Interference (EMI)

Also called Radio Frequency Interference (RFI), this is a (usually undesirable) disturbance that affects an electrical circuit due to electromagnetic radiation emitted from an external source. The disturbance may interrupt, obstruct, or otherwise degrade or limit the effective performance of the circuit.

#### GUI

Graphic User Interface (GUI)

A graphical user interface is a type of interface that allows users to interact with electronic devices through graphical icons and visual indicators.

#### IC

Integrated Circuit (IC)

A miniaturized electronic circuit that has been manufactured in the surface of a thin substrate of semiconductor material. An IC may also be referred to as micro-circuit, microchip, silicon chip, or chip.

#### **LED**

Light Emitting Diode (LED)

A light-emitting diode is a two-lead semiconductor light source which emits light when activated.

#### OCP1

Overcurrent Protection Level 1 (OCP1)

The Overcurrent Protection Level 1 is limiting the current in a switched-mode power supply to limit the power delivered to the output of the power supply.

#### PC

Personal Computer (PC)

A personal computer is a general-purpose computer whose size, capabilities, and original sale price make it useful for individuals, and is intended to be operated directly by an end-user with no intervening computer time-sharing models that allowed larger, more expensive minicomputer and mainframe systems to be used by many people, usually at the same time.

#### PF

Power Factor (PF)

Power factor is the ratio between the real power and the apparent power.

#### **PFC**

Power Factor Correction (PFC)

Power factor correction increases the power factor of an AC power circuit closer to 1 which corresponds to minimizing the reactive power of the power circuit.

#### QRM1

Quasi-Resonant Mode, switching in valley 1 (QRM1)

Quasi-Resonant Mode is an operating mode of a switched-mode power supply which maximizes efficiency. This is achieved by switching at the occurrence of the first valley of a signal which corresponds to a time when switching losses are low.

#### **SSR**

Secondary Side Regulated (SSR)

A Secondary Side Regulated power supply is controls its operation based on feedback from the secondary side of an isolated power supply.

#### **THD**

Total Harmonic Distortion (THD)

The total harmonic distortion of a signal is a measurement of the harmonic distortion present and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency.

### **XDP<sup>™</sup> Digital Power**



#### Glossary

#### **UART**

Universal Asynchronous Receiver Transmitter (UART)

A universal asynchronous receiver transmitter is used for serial communications over a peripheral device serial port by translating data between parallel and serial forms.

#### **USB**

Universal Serial Bus (USB)

Universal Serial Bus is an industry standard that defines cables, connectors and communications protocols used in a bus for connection, communication, and power supply between computers and electronic devices.

#### **UVLO**

*Undervoltage Lockout (UVLO)* 

The Undervoltage-Lockout is an electronic circuit used to turn off the power of an electronic device in the event of the voltage dropping below the operational value.

#### **Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2018-06-06 Published by Infineon Technologies AG 81726 Munich, Germany

© 2018 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document?

 ${\bf Email: erratum@infineon.com}$ 

Document reference IFX-nvt1488278225586

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury