

FAST CMOS QUAD 2-INPUT MULTIPLEXER

IDT74FCT157AT/CT/DT OBSOLETE PART


FEATURES:

- · A, C, and D grades
- Low input and output leakage ≤1µA (max.)
- · CMOS power levels
- True TTL input and output compatibility:
 - VOH = 3.3V (typ.)
 - -VOL = 0.3V (typ.)
- High Drive outputs (-15mA IOH, 48mA IOL)
- · Meets or exceeds JEDEC standard 18 specifications
- · Power off disable outputs permit "live insertion"
- · Available in SOIC and QSOP packages

DESCRIPTION:

The FCT157T is a high-speed quad 2-input multiplexer built using an advanced dual metal CMOS technology. Four bits of data from two sources can be selected using the common select input. The four buffered outputs present the selected data in the true (non-inverting) form.

The FCT157T has a common, active-low, enable input. When the enable input is not active, all four outputs are held low. A common application of FCT157T is to move data from two different groups of traisters to a common bus. Another application is as a function tene att. The FCT157T can generate any four of the 10 different function of two variables with one variable common.




INDUSTRIAL TEMPERATURE RANGE

AUGUST 2009



PIN CONFIGURATION



SOIC/ QSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	>
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	٧
Tstg	Storage Temperature	-65 to +150	°C
Іоит	DC Output Current	-60 to +120	mA

INDUSTRIALTEMPERATURERANC

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Output and I/O terminals only.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	рF
Соит	Output Capacitance	Vout = 0V	8	12	рF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description		
I0A - I0D	Source 0 Data Inputs		
I1A - I1D	Source 1 Data Inputs		
Ē	Enable Input (Active LOW)		
S	Select Input		
ZA - ZD	Outputs		

FUNCTION TABLE(1)

	Inp	Outputs		
Ē	S	lo	l1	Zx
Н	Х	Х	Χ	L
L	Н	Х	L	L
L	Н	Х	Н	Н
L	L	L	Х	L
L	L	Н	Х	Н

NOTE:

1. H = HIGH Voltage Level

X = Don't Care

L = LOW Voltage Level

Z = High Impedance



DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, $VCC = 5.0V \pm 5\%$

Symbol	Parameter	Test Condit	tions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2	_	_	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
Іін	Input HIGH Current ⁽⁴⁾	Vcc = Max.	VI = 2.7V	_	_	±1	μΑ
lıL	Input LOW Current ⁽⁴⁾	Vcc = Max.	VI = 0.5V	_	_	±1	μΑ
lozн	High Impedance Output Current ⁽⁴⁾	Vcc = Max., VI = Vcc (Max.)	VI = 2.7V	_	_	±1	μΑ
lozL			VI = 0.5V	_	–	±1	
lı	Input HIGH Current ⁽⁴⁾	Vcc = Max., VI = Vcc (Max.)		_	_	±1	μΑ
Vık	Clamp Diode Voltage	VCC = Min., IIN = -18mA		_	-0.7	-1.2	V
VH	Input Hysteresis	_		_	200	_	mV
Icc	Quiescent Power Supply Current	Vcc = Max. Vin = GND or Vcc		_	0.01	1	mA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min	IOH = -8mA	2.4	3.3	_	V
		VIN = VIH or VIL	IOH = -15mA	2	3	_	
Vol	Output LOW Voltage	Vcc = Min	IoL = 48mA	_	0.3	0.5	V
		VIN = VIH or VIL					
los	Short Circuit Current	Vcc = Max., Vo = GND ⁽³⁾		-60	-120	-225	mA
loff	Input/Output Power Off Leakage ⁽⁵⁾	Vcc = 0V, Vin or Vo ≤4.5V		_	_	±1	μΑ

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- 4. The test limit for this parameter is $\pm 5\mu A$ at $T_A = -55^{\circ}C$.
- 5. This parameter is guaranteed but not tested.



POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condition	ons ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$VCC = Max.$ $VIN = 3.4V^{(3)}$		_	0.5	2	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	$ \begin{array}{ll} \text{Vcc} = \text{Max}. \\ \text{Outputs Open} \\ \overline{E} = \text{GND} \end{array} $	VIN = VCC VIN = GND	_	0.15	0.25	mA/ MHz
		One Input Toggling 50% Duty Cycle					
lc	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fo = 10MHz	VIN = VCC VIN = GND	_	1.5	3.5	mA
		\overline{E} = GND One Bit Toggling	VIN = 3.4V VIN = GND	_	1.8	4.5	
		Vcc = Max. Outputs Open fo = 2.5MHz	VIN = VCC VIN = GND	_	1.5	3.5 ⁽⁵⁾	mA
		50% Duty Cycle Ē = GND Four Bits Toggling	VIN = 3.4V VIN = GND	-	2.5	7.5 ⁽⁵⁾	

INDUSTRIALTEMPERATURE RAN

NOTES:

- 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.
- 3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of Δlcc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC

 $IC = ICC + \Delta ICC DHNT + ICCD (foNo)$

Icc = Quiescent Current

 ΔIcc = Power Supply Current for a TTL High Input (Vin = 3.4V)

DH = Duty Cycle for TTL Inputs High

NT = Number of TTL Inputs at DH

ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

fo = Output Frequency

No = Number of Outputs at fo

All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE


			IDT74F0	CT151AT	IDT74F0	CT151CT	IDT74FC	T151DT	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tPLH	Propagation Delay	CL = 50pF	1.5	5	1.5	4.3	1.5	3.9	ns
tPHL	Ix to Zx	$RL = 500\Omega$							
tPLH	Propagation Delay		1.5	6	1.5	4.8	1.5	4.4	ns
tPHL	Ē to Zx								
tPLH	Propagation Delay		1.5	7	1.5	5.2	1.5	4.6	ns
tPHL	S to Zx								

NOTES:

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.




TEST CIRCUITS AND WAVEFORMS




Octal Link

Test Circuits for All Outputs



Set-Up, Hold, and Release Times



Propagation Delay

SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open


INDUSTRIALTEMPERATURE RANG

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

 RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.





Enable and Disable Times


NOTES:

Octal Link

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns.



ORDERING INFORMATION



Datasheet Document History

 $09/06/2009 \qquad \quad \text{Pg.6} \qquad \quad \text{Updated the ordering information by removing the "IDT" notation and non RoHS part.}$

01/23/2015 PDN# CQ-15-01 issued. See IDT.com for PDN specifics.

07/22/2019 Datasheet changed to Obsolete Status.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/