

# 16-Bit, 1600 MSPS, TxDAC+ Digital-to-Analog Converter

# Data Sheet **AD9139**

### <span id="page-0-0"></span>**FEATURES**

**Selectable 1× or 2× interpolation filter Support input signal bandwidth up to 575 MHz Very small inherent latency variation: <2 DAC clock cycles Proprietary low spurious and distortion design 6-carrier GSM ACLR = 79 dBc at 200 MHz IF SFDR >85 dBc (bandwidth = 300 MHz) at zero IF Flexible 16-bit LVDS interface Supports word and byte load Multiple chip synchronization Fixed latency and data generator latency compensation FIFO eases system timing and includes error detection High performance, low noise PLL clock multiplier**

**Digital inverse sinc filter Low power: 700 mW at 1230 MSPS**

**72-lead LFCSP** 

### <span id="page-0-1"></span>**APPLICATIONS**

**Wireless communications: 3G/4G and MC-GSM base stations, wideband repeaters, software defined radios Wideband communications: point-to-point, LMDS/MMDS Transmit diversity/MIMO**

**Instrumentation** 

### **Automated test equipment**

### <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) is an 16-bit, high dynamic range digital-to-analog converter (DAC) that provides a sample rate of 1600 MSPS, permitting a multicarrier generation up to the Nyquist frequency. Th[e AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) TxDAC+® includes features optimized for wideband communication applications, including  $1\times$  and  $2\times$  interpolation, a delay locked loop (DLL) powered high speed interface, sample error detection, and parity detection. A 3-wire serial port interface provides for the programming/readback of many internal parameters. A full-scale output current can be programmed over a range of 9 mA up to 33 mA. The [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) is available in a 72-lead LFCSP.

### <span id="page-0-3"></span>**PRODUCT HIGHLIGHTS**

- 1. 575 MHz achievable input signal bandwidth.
- 2. Advanced low spurious and distortion design techniques provide high quality synthesis of wideband signals from baseband to high intermediate frequencies.
- 3. Very small inherent latency variation simplifies both software and hardware design in the system. It allows easy multichip synchronization for most applications.
- Low power architecture improves power efficiency.

<span id="page-0-4"></span>

### **Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD9139.pdf&product=AD9139&rev=A)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.** ©2013-2014 Analog Devices, Inc. All rights reserved. **[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

# AD9139

# **TABLE OF CONTENTS**





# Data Sheet **AD9139**





### <span id="page-2-0"></span>**REVISION HISTORY**



**10/13—Revision 0: Initial Version**

## <span id="page-3-0"></span>**SPECIFICATIONS DC SPECIFICATIONS**

<span id="page-3-1"></span> $T<sub>MIN</sub>$  to  $T<sub>MAX</sub>$ , AVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V,  $I<sub>OUTFS</sub>$  = 20 mA, maximum sample rate, unless otherwise noted.



<sup>1</sup> This parameter specifies the maximum allowable variation of DVDD18 over operating conditions compared with the DVDD18 presented to the device at the time the data interface DLL is enabled.

## <span id="page-4-0"></span>**DIGITAL SPECIFICATIONS**

 $T<sub>MIN</sub>$  to  $T<sub>MAX</sub>$ , AVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V,  $I<sub>OUTFS</sub>$  = 20 mA, maximum sample rate, unless otherwise noted.

### <span id="page-4-1"></span>**Table 2. Parameter Symbol Test Conditions/Comments Min Typ Max Unit** CMOS INPUT LOGIC LEVEL Input Logic High DVDD18 = 1.8 V 1.2 V Logic Low | DVDD18 = 1.8 V 0.6 | V CMOS OUTPUT LOGIC LEVEL **Output** Logic High DVDD18 = 1.8 V 1.4 V Logic Low DVDD18 = 1.8 V 0.4 V LVDS RECEIVER INPUTS **Data and frame inputs** Input Voltage Range VIA or VIB 825 1675 mV Input Differential Threshold  $V_{IDTH}$   $|V_{IDTH}$  +175 +175 mV **Input Differential Hysteresis**  $\bigvee_{D\text{THH}}$  to V<sub>IDTHL</sub>  $\bigvee_{D\text{THH}}$  20 20 mV Receiver Differential Input Impedance  $\begin{vmatrix} R_{\text{IN}} & \\\end{vmatrix}$  100 100  $\begin{vmatrix} \Omega & \end{vmatrix}$ DLL SPEED RANGE MHz DAC UPDATE RATE 1600 MSPS DAC Adjusted Update Rate 15 and 100 mm and 100 mm and 1150 mm and 2× interpolation 800 MSPS DAC CLOCK INPUT (DACCLKP, DACCLKN) Differential Peak-to-Peak Voltage 100 100 500 2000 mV Common-Mode Voltage The Self biased input, ac-coupled 1.25 V REFCLK/SYNCCLK INPUT (REFP/SYNCP, REFN/SYNCN) Differential Peak-to-Peak Voltage 100 500 2000 mV Common-Mode Voltage **1.25** V Input Clock Frequency  $\vert$  1.03 GHz  $\leq f_{\text{VCO}} \leq 2.07$  GHz  $\vert$  450 MHz SERIAL PORT INTERFACE Maximum Clock Rate | SCLK | | 40 | MHz Minimum Pulse Width High tPWH 12.5 ns Low tPWL 12.5 ns SDIO to SCLK Setup Time the state of the top to the state of the top to the top SDIO to SCLK Hold Time the state of the total to the  $\overline{\text{CS}}$  to SCLK Setup Time the set of the  $\overline{\text{CS}}$  to SCLK Hold Time  $\vert$  t<sub>DCSB</sub>  $\vert$  t<sub>DCSB</sub>  $\vert$  0.6  $\vert$  ns SDIO to SCLK Delay the state of the top of the two to the UV wait time for valid output from SDIO 11 ns  $SDO High-Z to \overline{CS}$  Time for SDIO to relinquish the output bus 8.5 **ns** SDIO LOGIC LEVEL Voltage Input High  $V_{\text{H}}$   $V_{\text{H}}$   $V_{\text{H}}$   $1.2$  1.8 V Voltage Input Low  $\bigvee_{\mathbb{L}} V_{\mathbb{L}}$   $\bigvee_{$ Voltage Output High III Contained A limit in the UV With 2 mA loading 1.36 2 V Voltage Output Low IIL IIL With 2 mA loading 10 0.45 V

### <span id="page-5-0"></span>**LATENCY VARIATION SPECIFICATIONS**

### **Table 3.**



1 DAC latency is defined as the elapsed time from a data sample clocked at the input to the device until the analog output begins to change.

### <span id="page-5-1"></span>**AC SPECIFICATIONS**

 $T<sub>MIN</sub>$  to  $T<sub>MAX</sub>$ , AVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V, Ioutrs = 20 mA, maximum sample rate, unless otherwise noted.



### <span id="page-5-2"></span>**OPERATING SPEED SPECIFICATIONS**

<span id="page-5-3"></span>**Table 5.** 



### <span id="page-6-0"></span>**ABSOLUTE MAXIMUM RATINGS**

### **Table 6.**



Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## <span id="page-6-1"></span>**THERMAL RESISTANCE**

The exposed pad (EPAD) must be soldered to the ground plane (AVSS) for the 72-lead LFCSP. The EPAD provides an electrical, thermal, and mechanical connection to the board.

Typical  $\theta_{JA}$ ,  $\theta_{JB}$ , and  $\theta_{JC}$  values are specified for a 4-layer board in still air. Airflow increases heat dissipation, effectively reducing  $θ<sub>JA</sub>$  and  $θ<sub>JB</sub>$ .

### <span id="page-6-3"></span>**Table 7. Thermal Resistance**



### <span id="page-6-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-7-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES<br>1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.<br>2. THE EXPOSED PAD MUST BE SOLDERED TO THE GROUND PLANE (AVSS, DVSS, CVSS).<br>7 THE EPAD PROVIDES AN ELECTRICAL, THERMAL, AND MECHANICAL CONNECTION TO THE BOARD.

### **Table 8. Pin Function Descriptions**



Figure 2. Pin Configuration







# <span id="page-10-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. Single-Tone (0 dBFS) SFDR vs.  $f_{OUT}$  in the First Nyquist Zone over  $f_{DAC}$ 



Figure 4. Single-Tone Second Harmonic vs.  $f_{\text{OUT}}$  in the First Nyquist Zone over Digital Back Off,  $f_{DAC} = 1228.8$  MHz



Figure 5. Single-Tone Third Harmonic vs.  $f_{OUT}$  in the First Nyquist Zone over Digital Back Off,  $f_{DAC} = 1228.8$  MHz



Figure 6. Single-Tone SFDR Excluding  $2^{nd}$  and  $3^{rd}$  Harmonics vs.  $f_{OUT}$  in the  $\overline{F}$  First Nyquist Zone over  $\overline{f}_{\text{DAC}}$  and Digital Back Off



Figure 7. Two-Tone Third IMD vs.  $f_{OUT}$  over  $f_{DAC}$ 



Figure 8. Two-Tone Third IMD vs. fout over Digital Back Off,  $f_{DAC} = 1228.8$  MHz









Figure 11. Single-Tone NSD vs.  $f_{\text{OUT}}$ , over Digital Back Off,  $f_{\text{DAC}} = 1228.8$  MHz



Figure 12. Single-Tone NSD vs. fout, over Digital Back Off, PLL on and off

![](_page_11_Figure_9.jpeg)

Figure 13. 1-Carrier WCDMA 1<sup>st</sup> Adjacent ACLR vs.  $f_{OUT}$  over  $f_{DAC}$ PLL on and off

![](_page_11_Figure_11.jpeg)

Figure 14. 1-Carrier WCDMA 2<sup>nd</sup> Adjacent ACLR vs. fout over f<sub>DAC</sub> PLL on and off

# Data Sheet **AD9139**

# Avg Type: Log-Part<br>Avg Hold: 20/20 PNO: Far +++ Trig: Free Run<br>Gale I aw #Atten: 16 dB Ref -10.00 dBm enter 200.240 M<br>Res BW 3.0 kHz Span 6.000 M<br>Sweep 804 ms (1001 p 11744-017 **VBW 3.0 kHz**

![](_page_12_Figure_2.jpeg)

![](_page_12_Figure_3.jpeg)

Figure 16. 1-Carrier WCDMA ACLR Performance, IF = 200 MHz,  $f_{DAC} = 1228.8$  MHz

![](_page_12_Figure_5.jpeg)

Figure 17. Single-Tone Performance, IF = 200 MH,  $f_{DAC} = 1228.8$  MHz

![](_page_12_Figure_7.jpeg)

Figure 18. 4-Carrier WCDMA ACLR Performance, IF = 200 MHz,  $f_{DAC} = 1228.8$  MHz

![](_page_12_Figure_9.jpeg)

Figure 19. Total Power Consumption vs. f<sub>DAC</sub> over Interpolation

![](_page_12_Figure_11.jpeg)

Figure 20. DVDD18 Current vs.  $f_{\text{DAC}}$  over Interpolation

![](_page_13_Figure_2.jpeg)

![](_page_13_Figure_3.jpeg)

![](_page_13_Figure_4.jpeg)

# <span id="page-14-0"></span>**TERMINOLOGY**

### **Integral Nonlinearity (INL)**

INL is the maximum deviation of the actual analog output from the ideal output, determined by a straight line drawn from zero scale to full scale.

### **Differential Nonlinearity (DNL)**

DNL is the measure of the variation in analog value, normalized to full scale, associated with a 1 LSB change in digital input code.

### **Offset Error**

Offset error is the deviation of the output current from the ideal of 0 mA. For DACOUTP, 0 mA output is expected when all inputs are set to 0. For DACOUTN, 0 mA output is expected when all inputs are set to 1.

### **Gain Error**

Gain error is the difference between the actual and ideal output span. The actual span is determined by the difference between the output when all inputs are set to 1 and the output when all inputs are set to 0.

### **Output Compliance Range**

The output compliance range is the range of allowable voltage at the output of a current output DAC. Operation beyond the maximum compliance limits can cause either output stage saturation or breakdown, resulting in nonlinear performance.

### **Temperature Drift**

Temperature drift is specified as the maximum change from the ambient (25 $^{\circ}$ C) value to the value at either  $T_{\text{MIN}}$  or  $T_{\text{MAX}}$ . For offset and gain drift, the drift is reported in ppm of fullscale range (FSR) per degree Celsius. For reference drift, the drift is reported in ppm per degree Celsius.

### **Power Supply Rejection (PSR)**

PSR is the maximum change in the full-scale output as the supplies are varied from minimum to maximum specified voltages.

### **Settling Time**

Settling time is the time required for the output to reach and remain within a specified error band around its final value, measured from the start of the output transition.

### **Spurious Free Dynamic Range (SFDR)**

SFDR is the difference, in decibels, between the peak amplitude of the output signal and the peak spurious signal within the dc to Nyquist frequency of the DAC. Typically, the interpolation filters reject energy in this band. This specification, therefore, defines how well the interpolation filters work and the effect of other parasitic coupling paths on the DAC output.

### **Signal-to-Noise Ratio (SNR)**

SNR is the ratio of the rms value of the measured output signal to the rms sum of all other spectral components below the Nyquist frequency, excluding the first six harmonics and dc. The value for SNR is expressed in decibels.

### **Interpolation Filter**

If the digital inputs to the DAC are sampled at a multiple rate of fDATA (interpolation rate), a digital filter can be constructed that has a sharp transition band near f<sub>DATA</sub>/2. Images that typically appear around f<sub>DAC</sub> (output data rate) can be greatly suppressed.

### **Adjacent Channel Leakage Ratio (ACLR)**

ACLR is the ratio in decibels relative to the carrier (dBc) between the measured power within a channel relative to its adjacent channel.

### **Complex Image Rejection**

In a traditional two-part upconversion, two images are created around the second IF frequency. These images have the effect of wasting transmitter power and system bandwidth. By placing the real part of a second complex modulator in series with the first complex modulator, either the upper or lower frequency image near the second IF can be rejected.

# <span id="page-15-0"></span>SERIAL PORT OPERATION

The serial port is a flexible, synchronous serial communications port that allows easy interfacing to many industry standard microcontrollers and microprocessors. The serial I/O is compatible with most synchronous transfer formats, including both the Motorola SPI and Intel® SSR protocols. The interface allows read/write access to all registers that configure th[e AD9139.](http://www.analog.com/AD9139?doc=AD9139.pdf) MSB first or LSB first transfer formats are supported. The serial port interface is a 3-wire only interface. The input and output share a single input/output (SDIO) pin.

![](_page_15_Figure_4.jpeg)

Figure 23. Serial Port Interface Pins

There are two phases to a communication cycle with th[e AD9139.](http://www.analog.com/AD9139?doc=AD9139.pdf)  Phase 1 is the instruction cycle (the writing of an instruction byte into the device), coincident with the first 16 SCLK rising edges. The instruction word provides the serial port controller with information regarding the data transfer cycle, Phase 2, of the communication cycle. The Phase 1 instruction word defines whether the upcoming data transfer is a read or write, together with the starting register address for the following data transfer.

A logic high on the  $\overline{\text{CS}}$  pin, followed by a logic low, resets the serial port timing to the initial state of the instruction cycle. From this state, the next 16 rising SCLK edges represent the instruction bits of the current I/O operation.

The remaining SCLK edges are for Phase 2 of the communication cycle. Phase 2 is the actual data transfer between the device and the system controller. Phase 2 of the communication cycle is a transfer of one data byte. Registers change immediately upon writing to the last bit of each transfer byte.

## <span id="page-15-1"></span>**DATA FORMAT**

The instruction byte contains the information shown i[n Table 9.](#page-15-4) 

<span id="page-15-4"></span>![](_page_15_Picture_377.jpeg)

![](_page_15_Picture_378.jpeg)

R/W (Bit 15 of the instruction word) determines whether a read or a write data transfer occurs after the instruction word write. Logic 1 indicates a read operation, and Logic 0 indicates a write operation.

A14 to A0 (Bit 14 to Bit 0 of the instruction word) determine the register that is accessed during the data transfer portion of the communication cycle. For multibyte transfers, A14 is the starting address; the device generates the remaining register addresses based on the SPI\_LSB\_FIRST bit.

## <span id="page-15-2"></span>**SERIAL PORT PIN DESCRIPTIONS**

### **Serial Clock (SCLK)**

The serial clock pin, SCLK, synchronizes data to and from the device and runs the internal state machines. The maximum frequency of SCLK is 40 MHz. All data input is read on the rising edge of SCLK. All data is driven out on the falling edge of SCLK.

### **Chip Select (CS)**

 $\overline{\text{CS}}$  is an active low input that starts and gates a communication cycle. It allows the use of multiple devices on the same serial communications line. The SDIO pin enters a high impedance state when the CS input is high. During the communication cycle,  $\overline{\text{CS}}$  remains low.

### **Serial Data I/O (SDIO)**

The SDIO pin is a bidirectional data line.

### <span id="page-15-3"></span>**SERIAL PORT OPTIONS**

The serial port supports both MSB first and LSB first data formats; the SPI\_LSB\_FIRST bit (Register 0x00, Bit 6) controls this functionality. The default is MSB first (SPI\_LSB\_FIRST = 0).

When SPI\_LSB\_FIRST =  $0$  (MSB first), the instruction and data bits must be written from MSB to LSB. Multibyte data transfers in MSB first format start with an instruction word that includes the register address of the most significant data byte. Subsequent data bytes must follow from high address to low address. In MSB first mode, the serial port internal word address generator decrements for each data byte of the multibyte communication cycle.

When SPI\_LSB\_FIRST = 1 (LSB first), the instruction and data bits must be written from LSB to MSB. Multibyte data transfers in LSB first format start with an instruction word that includes the register address of the least significant data byte. Subsequent data bytes must follow from low address to high address. In LSB first mode, the serial port internal word address generator increments for each data byte of the multibyte communication cycle.

When the MSB first mode is active, the serial port controller data address decrements from the data address written toward 0x00 for multibyte I/O operations. If the LSB first mode is active, the serial port controller data address increments from the data address written toward 0xFF for multibyte I/O operations.

# Data Sheet **AD9139**

11744-031

11744-032

![](_page_16_Figure_2.jpeg)

![](_page_16_Figure_3.jpeg)

![](_page_16_Figure_4.jpeg)

Figure 27. Timing Diagram for Serial Port Register Read

## <span id="page-17-1"></span><span id="page-17-0"></span>DATA INTERFACE **LVDS INPUT DATA PORTS**

The [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) has a 16-bit LVDS bus that accepts 16-bit data either in word wide (16-bit) or byte wide (8-bit) formats. In the word wide interface mode, the data is sent over the entire 16-bit data bus. In the byte wide interface mode, the data is sent over the lower 8-bit (D7 to D0) LVDS bus[. Table](#page-17-6) 10 lists the pin assignment of the bus and the SPI register configuration for each mode.

### <span id="page-17-6"></span>**Table 10. LVDS Input Data Modes**

![](_page_17_Picture_426.jpeg)

### <span id="page-17-2"></span>**WORD INTERFACE MODE**

In word mode, the digital clock input (DCI) signal is a reference bit that generates a double data rate (DDR) data sampling clock. Time align the DCI signal with the data.

![](_page_17_Figure_8.jpeg)

Figure 28[. AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) Timing Diagram for Word Mode

### <span id="page-17-3"></span>**BYTE INTERFACE MODE**

In byte mode, the required sequence of the input data stream is S0[15:8], S0[7:0], S1[15:8], S1[7:0], and so forth. A frame signal is required to align the order of input data bytes properly. Time align both the DCI signal and frame signal with the data. The rising edge of the frame indicates the start of the sequence. The frame can be either a one shot or periodical signal as long as its first rising edge is correctly captured by the device. For a one shot frame, the frame pulse must be held at high for at least one DCI cycle. For a periodical frame, the frequency must be

 $f_{\rm DCl}/(2 \times n)$ 

where *n* is a positive integer, that is,  $1, 2, 3, \ldots$ 

[Figure 29](#page-17-7) is an example of signal timing in byte mode.

**AD9139 WORD MODE**

<span id="page-17-7"></span>![](_page_17_Figure_16.jpeg)

### <span id="page-17-4"></span>**DATA INTERFACE CONFIGURATION OPTIONS**

To provide more flexibility for the data interface, additional options are listed i[n Table 11.](#page-17-8)

<span id="page-17-8"></span>![](_page_17_Picture_427.jpeg)

![](_page_17_Picture_428.jpeg)

### <span id="page-17-9"></span><span id="page-17-5"></span>**DLL INTERFACE MODE**

A source synchronous LVDS interface is used between the data host and th[e AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) to achieve high data rates while simplifying the interface. The FPGA or ASIC feeds the [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) with 16-bit input data. Together with the input data, the FPGA or ASIC provides a DDR DCI.

A delay locked loop (DLL) circuit, designed to operate with DCI clock rates between 250 MHz and 575 MHz, generates a phase shifted version of the DCI signal, called a data sampling clock (DSC), to register the input data on both the rising and falling edges.

As shown in [Figure 31,](#page-18-0) the DCI clock edges must be coincident with the data bit transitions with minimum skew and jitter. The nominal sampling point of the input data occurs in the middle of the DCI clock edges because this point corresponds to the center of the data eye. This is also equivalent to a nominal phase shift of 90°of the DCI clock.

The data timing requirements are defined by a data valid window (DVW) that is dependent on the data clock input skew, input data jitter, and the variations of the DLL delay line across delay settings. The DVW is defined as

 $DVW = t_{DATA\ PERIOD} - t_{DATA\ SKEW} - t_{DATA\ JITTER}$ 

The available margin for data interface timing is given by

 $t_{\text{MARGIN}} = D V W - (t_{\text{S}} + t_{\text{H}})$ 

The difference of the setup and hold times, which is also called the keep out window, or KOW, is the area where data transitions are prohibited. The timing margin allows the user to set the DLL delay, as shown i[n Figure 30.](#page-18-1)

![](_page_18_Figure_2.jpeg)

Figure 30. LVDS Data Port Timing Requirements

<span id="page-18-1"></span>[Figure 30](#page-18-1) shows that the ideal location for the DSC signal is 90° out of phase from the DCI input; however, due to skew of the DCI relative to the data, it may be necessary to change the DSC phase offset to sample the data at the center of its eye diagram. Vary the sampling instance in discrete increments by offsetting the nominal DLL phase shift value of 90° via Register 0x0A, Bits[3:0]. This register is a signed value. The MSB is the sign and the LSBs are the magnitude. The following equation defines the phase offset relationship:

Phase Offset =  $90^{\circ}$  +  $n \times 11.25^{\circ}$ ,  $|n|$  < 7

where  $n$  is the DLL phase offset setting.

[Figure 31](#page-18-0) shows the DSC setup and hold times with respect to the DCI signal and data signals.

![](_page_18_Figure_8.jpeg)

<span id="page-18-0"></span>Figure 31. LVDS Data Port Setup and Hold Times

[Table 12](#page-18-2) lists the guaranteed values across the operating conditions. These values were obtained using a 50% duty cycle and a DCI swing of 450 mV p-p. For best performance, maintain a duty cycle variation below ±5% and set the DCI input as high as possible, up to 1200 mV p-p.

### <span id="page-18-2"></span>**Table 12. DLL Phase Setup and Hold Times (Guaranteed)**

![](_page_18_Picture_306.jpeg)

![](_page_19_Picture_751.jpeg)

### <span id="page-19-0"></span>**Table 13. DLL Phase Setup and Hold Times (Typical)**

<sup>1</sup> [Table 13 s](#page-19-0)hows characterization data for selected f<sub>DCI</sub> frequencies. Other frequencies are possible; us[e Table 13](#page-19-0) to estimate performance.

[Table 13](#page-19-0) shows the typical times for various DCI clock frequencies that are required to calculate the data valid margin. Us[e Table 13](#page-19-0) to determine the amount of margin that is available for tuning of the DSC sampling point.

Maximizing the opening of the eye in both the DCI and data signals improves the reliability of the data port interface. Use differential controlled impedance traces of equal length (that is, delay) between the host processor and the [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) input. To ensure coincident transitions with the data bits, implement the DCI signal as an additional data line with an alternating (010101…) bit sequence from the same output drivers that are used for the data.

The DCI signal is ac-coupled by default; thus, removing the DCI signal may cause DAC output chatter due to randomness on the DCI input. To avoid this, disable the DAC output whenever the DCI signal is not present by setting the DAC output current power-down bit in Register 0x01[7] to 1. When the DCI signal is again present, enable the DAC output by programming Register 0x01[7] to 0.

Register 0x0D optimizes the DLL stability over the operating frequency range[. Table 14](#page-19-1) shows the recommended settings.

### <span id="page-19-1"></span>**Table 14. DLL Configuration Options**

![](_page_19_Picture_752.jpeg)

Poll the status of the DLL by reading the data status register at Address 0x0E. Bit 0 indicates that the DLL is running and attempting lock; Bit 7 is 1 when the DLL has locked. Bit 2 is 1 when a valid data clock input (DCI) is detected. The warning bits in [6:4] in Register 0x0E can be used as indicators that the DAC may be operating in a nonideal location in the delay line. Note that these bits are read at the SPI port speed, which is much slower than the actual speed of the DLL. This means they can only show a snapshot of what is happening as opposed to giving real-time feedback.

## Data Sheet **AD9139**

### **DLL Configuration Example 1**

In the following DLL configuration example,  $f_{\text{DCI}} = 600 \text{ MHz}$ , DLL is enabled, and DLL phase offset = 0.

- 1.  $0x5E \rightarrow 0xFE$  /\* Turn off LSB delay cell\*/
- 2.  $0x0D \rightarrow 0x06$  /\* Select DLL configure options \*/
- 3.  $0x0A \rightarrow 0xC0$  /\* Enable DLL and duty cycle correction. Set DLL phase offset to 0 \*/
- 4. Read 0x0E[7:4] /\* Expect 1000b if the DLL is locked \*/

### **DLL Configuration Example 2**

In the following DLL configuration example,  $f_{\text{DCI}} = 300 \text{ MHz}$ , DLL is enable, and DLL phase offset = 0.

- 1.  $0x5E \rightarrow 0xFE$  /\* Turn off LSB delay cell\*/
- 2.  $0x0D \rightarrow 0x86$  /\* Select DLL configure options \*/
- 3.  $0x0A \rightarrow 0xC0$  /\* Enable DLL and duty cycle correction. Set DLL phase offset to 0 \*/
- 4. Read 0x0E[7:4] /\* Expect 1000b if the DLL is locked \*/

### <span id="page-20-0"></span>**PARITY**

The data interface can be continuously monitored by enabling the parity bit feature in Register 0x6A[7] and configuring the frame/parity bit as parity by setting Register  $0x09 = 0x21$ . In this case, the host sends a parity bit with each data sample. This bit is set according to the following formulas, where n is the data sample that is being checked:

For even parity,

 $XOR[FRM(n), D0(n), D1(n), D2(n), ..., D15(n)] = 0$ 

For odd parity,

 $XOR[FRM(n), D0(n), D1(n), D2(n), ..., D15(n)] = 1$ 

The parity bit is calculated over 17 bits (including the frame/parity bit).

If a parity error occurs, the parity error counter (Register 0x6B or Register 0x6C) increments. Parity errors on the bits sampled by the rising edge of the DCI signal increment the rising edge parity counter (Register 0x6B) and set the PARERRRIS bit (Register 0x6A[0]). Parity errors on the bits sampled by the falling edge of DCI increment the falling edge parity counter (Register 0x6C) and set the PARERRFAL bit (Register 0x6A[1]). The parity counter continues to accumulate until it clears or until it reaches a maximum value of 255. To clear the count, write a 1 to Register 0x6A[5].

To trigger an IRQ when a parity error occurs, write 1 to Bit 7 in Register 0x04. This IRQ triggers when there is either a rising edge or falling edge parity error. Observe the status of the IRQ pin via Register 0x06[7] or by using the selected IRQx pin. Clear the IRQ by writing a 1 to Register 0x06[7].

Use the parity bit feature to validate the interface timing. As described previously, the host provides a parity bit with the data samples, as well as configures th[e AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) to generate an IRQ. The user can then sweep the sampling instance of the input registers of the [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) to determine at what point sampling errors occur. The sampling instance can be varied in discrete increments by offsetting the nominal DLL phase shift value of 90° via SPI Register 0x0A[3:0].

### <span id="page-20-1"></span>**SED OPERATION**

The [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) provides on-chip sample error detection (SED) circuitry that simplifies verification of the input data interface. The SED compares the input data samples captured at the digital input pins with a set of comparison values. The comparison values are loaded into registers through the SPI port. Differences between the captured values and the comparison values are detected. Options are available for customizing SED test sequencing and error handling.

The SED circuitry allows the application to test a short user defined pattern to confirm that the high speed source synchronous data bus is correctly implemented and meets the timing requirement. Unlike the parity bit, the SED circuitry is expected to be used during initial system calibration, before the [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) is in use in the application. The SED circuitry operates on a data set made up of user defined input words, denoted as S0, S1, S2, and S3. The user defined pattern consists of sequential data-word samples (S0 is sampled on the rising edge of DCI, S1 is sampled on the following falling edge of DCI, S2 is sampled on the following DCI rising edge, and S3 is sampled on the following DCI falling edge). The user loads this data pattern in the byte format into Register 0x61 through Register 0x68.

The depth of the user defined pattern is selectable via Bit 4 of the SED\_CTRL register (0x60). A default of 0, means a depth of two (using S0 and S1), and a 1 means a depth of four (using S0, S1, S2, and S3, and requiring the use of frame signal input to define S0 to the SED state machine). To properly align the input samples using a depth of 4, S0 is indicated by asserting the frame signal for a minimum of two complete input samples as shown in. The frame signal can be issued once at the start of the data transmission, or it can be asserted repeatedly at intervals coinciding with the S0 word.

![](_page_20_Figure_28.jpeg)

Figure 32. Timing Diagram of Extended FRAMEx Signal Required to Align Input Data for SED

The SED has three flag bits (Register 0x60, Bit 0, Bit 1, and Bit 2) that indicate the results of the input sample comparisons. The sample error detected bit (Register 0x60, Bit 0) is set when an error is detected and remains set until cleared.

The autosample error detection (AED) mode is an autoclear mode that has two effects: it activates the compare fail bit and the compare pass bit (Register 0x60, Bit 1 and Bit 2). The compare pass bit sets if the last comparison indicated the sample was error free. The compare fail bit sets if an error is

detected. The compare fail bit is automatically cleared by the reception of eight consecutive error free comparisons when autoclear mode is enabled.

The sample error flag can be configured to trigger an IRQ when active, if desired, by enabling the appropriate bit in the event flag register (Register 0x04, Bit 6).

### <span id="page-21-0"></span>**SED EXAMPLE**

### **Normal Operation**

The following example illustrates th[e AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) SED configuration for continuously monitoring the input data and assertion of an IRQ when a single error is detected.

- 1. Write to the following registers to enable the SED and load the comparison values with a four-deep user pattern. Comparison values can be chosen arbitrarily; however, choosing values that require frequent bit toggling provides the most robust test.
	- a. Register  $0x61[7:0]$  →  $S0[7:0]$
	- b. Register  $0x62[7:0] \rightarrow S0[15:8]$
	- c. Register 0x63[7:0]→ S1[7:0]
	- d. Register 0x64[7:0]→ S1[15:8]
	- e. Register 0x65[7:0]→ S2[7:0]
	- f. Register  $0x66[7:0]$   $\rightarrow$   $S2[15:8]$
	- g. Register 0x67[7:0]→ S3[7:0]
	- h. Register 0x68[7:0]→ S3[15:8]
- 2. Enable SED.
	- a. Register  $0x60 \rightarrow 0xD0$
	- b. Register  $0x60 \rightarrow 0x90$
- 3. Enable the SED error detect flag to assert the IRQx pin.
	- a. Register  $0x04[6] = 1$
- <span id="page-21-3"></span>4. Begin transmitting the input data pattern (FRAMEx is also required because the depth of the pattern is 4).

## <span id="page-21-1"></span>**DELAY LINE INTERFACE MODE**

The DLL is designed to help ease the interface timing requirements in very high speed data rate applications. The DLL has a minimum supported interface speed of 250 MHz, as shown in [Table 2.](#page-4-1) For interface rates below this speed, use the interface delay line. In this mode, the DLL is powered off and a four-tap delay line is provided for the user to adjust the timing between the data bus and the DCI[. Table 15](#page-21-2) specifies the setup and hold times for each delay tap.

![](_page_21_Picture_405.jpeg)

<span id="page-21-2"></span>![](_page_21_Picture_406.jpeg)

<sup>1</sup> The negative sign indicates the direction of the setup time. The setup time is defined as positive when it is on the left side of the clock edge and negative when it is on the right side of the clock edge.

There is a fixed 1.38 ns delay on the DCI signal when the delay line is enabled. Each tap adds a nominal delay of 200 ps to the fixed delay. To achieve the best timing margin, that is, to center the setup and hold window in the middle of the data eye, the user may need to add a delay on the data bus with respect to the DCI signal in the data source. [Figure 33 i](#page-21-3)s an example of calculating the optimal external delay.

Register 0x0D[4] configures the DCI signal coupling settings for optimal interface performance over the operating frequency range. It is recommended that this bit be set to 1 (dc-coupled DCI) in the delay line interface mode.

![](_page_21_Figure_29.jpeg)

Figure 33. Example of Interfacing Timing in the Delay Line-Based Mode

## Data Sheet **AD9139**

### **Interface Timing Requirements**

The following example shows how to calculate the optimal delay at the data source to achieve the best sampling timing in the delay line interface mode:

- $f_{\rm DCI} = 200 \text{ MHz}$
- Delay setting  $= 0$

The shadow area in [Figure 33](#page-21-3) is the interface setup and hold time window set to 0. To optimize the interface timing, this window must be placed in the middle of the data transitions. Because the input is double data rate, the available data period is 2.5 ns. Therefore, the optimal data bus delay, with respect to the DCI signal at the data source, can be calculated as

$$
t_{DELAY} = \frac{(|t_s| + |t_H|)}{2} - \frac{t_{DATAPERIOD}}{2} = 1.38 - 1.25 = 0.13
$$
ns

### **SPI Sequence to Enable Delay Line-Based Mode**

Use the following SPI sequence to enable the delay line-based mode:

- 1.  $0x5E \rightarrow 0x00$  /\* Configure the delay setting \*/
- 2.  $0 \times 5F \rightarrow 0 \times 60$
- 3.  $0x0D \rightarrow 0x16$  /\* DC couple DCI \*/
- 4.  $0x0A \rightarrow 0x00$  /\* Turn off DLL and duty cycle correction \*/

11744-039

# <span id="page-23-0"></span>FIFO OPERATION

The [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) adopts source synchronous clocking in the data receiver (see th[e Data Interface](#page-17-0) section). The nature of source synchronous clocking is the creation of a separate clock domain at the receiving device. In the DAC, it is the DAC clock domain, that is, the DACCLK. Therefore, there are two clock domains inside of the DAC: the DCI and the DACCLK. Often, these two clock domains are not synchronous, requiring an additional stage to adjust the timing for proper data transfer. In the [AD9139,](http://www.analog.com/AD9139?doc=AD9139.pdf) a FIFO stage is inserted between the DCI and DACCLK domains to transfer the received data into the core clock domain (DACCLK) of the DAC.

The [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) contains a 2-channel, 16-bit wide, eight-word deep FIFO. The FIFO acts as a buffer that absorbs timing variations between the two clock domains. The timing budget between the two clock domains in the system is significantly relaxed due to the depth of the FIFO.

[Figure 34](#page-23-1) shows the block diagram of the datapath through the FIFO. The input data is latched into the device, formatted, and then written into the FIFO register, which is determined by the FIFO write pointer. The value of the write pointer is incremented

every time a new word is loaded into the FIFO. Meanwhile, data is read from the FIFO register, which is determined by the read pointer, and fed into the digital datapath. The value of the read pointer is incremented every time data is read into the datapath from the FIFO. The FIFO pointers are incremented at the data rate, which is the DACCLK rate divided by the interpolation rate.

Valid data is transmitted through the FIFO as long as the FIFO does not overflow (full) or underflow (empty). An overflow or underflow condition occurs when the write pointer and read pointer point to the same FIFO slot. This simultaneous access of data leads to unreliable data transfer through the FIFO and must be avoided.

Normally, data is written to and read from the FIFO at the same rate to maintain a constant FIFO depth. If data is written to the FIFO faster than data is read, the FIFO depth increases. If data is read from the FIFO faster than data is written to it, the FIFO depth decreases. For optimal timing margin, maintain the FIFO depth near half full (a difference of four between the write pointer and read pointer values). The FIFO depth represents the FIFO pipeline delay and is part of the overall latency of the [AD9139.](http://www.analog.com/AD9139?doc=AD9139.pdf) 

<span id="page-23-1"></span>![](_page_23_Figure_9.jpeg)

Figure 34. Block Diagram of FIFO

## <span id="page-24-0"></span>**RESETTING THE FIFO**

Upon device power-on, the read and write pointers start to roll around the FIFO from an arbitrary slot; consequently, the FIFO depth is unknown. To avoid a concurrent read and write to the same FIFO address and to assure a fixed pipeline delay from power-on to power-on, it is important to reset the FIFO pointers to a known state each time the device powers on or wakes up. This state is specified in the requested FIFO level (FIFO depth and FIFO level are used interchangeably in this data sheet), which consists of two parts: the integer FIFO level and the fractional FIFO level.

The integer FIFO level represents the difference of the states between the read and write points in the unit of input data period  $(1/f<sub>DATA</sub>)$ . The fractional FIFO level represents the difference of the FIFO pointers that is smaller than the input data period. The resolution of the fractional FIFO level is the input data period divided by the interpolation ratio and, thus, it is equal to one DACCLK cycle.

The exact FIFO level, that is, the FIFO latency, can be calculated by

### FIFO Latency = Integer Level + Fractional Level

Because the FIFO has eight data slots, there are eight possible FIFO integer levels. The maximum supported interpolation rate in the [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) is  $2\times$  interpolation. Therefore, there are two possible FIFO fractional levels.

Two 3-bit registers in Register 0x23 are assigned to represent the two FIFO levels, as follows:

- Bits[6:4] represent the FIFO integer level
- Bits[2:0] represent the FIFO fractional level

For example, if the interpolation rate is 2× and the desired total FIFO depth is 4.5 input data periods, set the FIFO\_LEVEL\_ CONFIG (Register 0x23) to 0x41 (4 means four data cycles and 1 means one DAC cycle, which is half of a data cycle, in this case).

Reset the FIFO and initialize the FIFO level using either of the following methods:

- Serial port (SPI) initiated FIFO reset
- Frame initiated FIFO reset

### <span id="page-24-1"></span>**SERIAL PORT INITIATED FIFO RESET**

A SPI initiated FIFO reset is the most common method to reset the FIFO. To initialize the FIFO level through the serial port, toggle FIFO\_SPI\_RESET\_REQUEST (Register 0x25, Bit 0) from 0 to 1 and back to 0. When the write to this register is complete, the FIFO level is initialized to the requested FIFO level and the readback of FIFO\_SPI\_RESET\_ACK (Register 0x25, Bit 1) is set to 1. The FIFO level readback, in the same format as the FIFO level request, must be within ±1 DACCLK cycle of the requested level. For example, if the requested value is 0x40 in 2× interpolation, the readback value should be one of the following: 0x31, 0x40, or 0x41. The range of ±1 DACCLK cycle indicates the default DAC latency uncertainty from power-on to power-on without turning on synchronization.

The recommended procedure for a serial port FIFO reset is as follows:

- 1. Configure the DAC in the desired interpolation mode (Register 0x28[7]).
- 2. Ensure that the DACCLK and DCI clocks are running and stable at the clock inputs.
- 3. Program Register 0x23 to 0x41.
- 4. Request the FIFO level reset by setting Register 0x25[0] to 1.
- 5. Verify that the device acknowledges the request by setting Register 0x25[1] to 1.
- 6. Remove the request by setting Register 0x25[0] to 0.
- 7. Verify that the device drops the acknowledge signal by setting Register 0x25[1] to 0.
- 8. Read back Register 0x06[2] and Register 0x06[1]. If both bits are 0, continue to Step 9. If any of the two bits is 1, program Register 0x23 to 0x40.
- 9. Read back Register 0x24 multiple times to verify that the actual FIFO level is set to the requested level (Register 0x23), and that the readback values are stable. By design, the readback is within ±1 DACCLK around the requested level.

## <span id="page-24-2"></span>**FRAME INITIATED FIFO RESET**

The frame input has two functions. One function is to indicate the beginning of a byte stream in the byte interface mode, as described in the [Data Interface](#page-17-0) section. The other function is to initialize the FIFO level by asserting the frame signal high for at least the time interval required to load two samples of data to the DAC. This corresponds to one DCI period in word mode and two DCI periods in byte mode. Note that this requirement of the frame pulse length is longer than that of the frame signal when it serves only to assemble the byte stream. The device accepts either a continuous frame or a one shot frame signal.

In the continuous reset mode, the FIFO responds to every valid frame pulse and resets itself. In the one shot reset mode, the FIFO responds only to the first valid frame pulse after the FRAME\_RESET\_MODE bits (Register 0x22[1:0]) are set. Therefore, even with a continuous frame input, the FIFO resets one time only; this prevents the FIFO from toggling between the two states from periodic resets. The one shot frame reset mode is the default and the recommended mode.

The recommended procedure for a frame initiated FIFO reset is as follows:

- 1. Configure the DAC in the desired interpolation mode (Register 0x28[7]).
- 2. Ensure that the DACCLK and DCI clocks are running and stable at the clock inputs.
- 3. Ensure that the DLL is locked (if using DLL Mode) or the DCI clock is being sent properly (if using bypass mode).
- 4. Program Register 0x23 to 0x41.
- 5. Configure the FRAME\_RESET\_MODE bits (Register 0x22[1:0]) to 10.
- 6. Choose one shot frame mode by writing 0 to EN\_CON\_FRAME\_RESET (Register 0x22[2]).
- 7. Toggle the frame input from 0 to 1 and back to 0. The pulse width must be longer than the minimum requirement.
- 8. Read back Register 0x06[2] and Register 0x06[1]. If both bits are 0, continue to Step 9. If any of the two bits are 1, program Register 0x23 to 0x40.
- 9. Read back Register 0x24 multiple times to verify that the actual FIFO level is set to the requested level (Register 0x23) and the readback values are stable. By design, the readback should be within ±1 DACCLK around the requested level.

These procedures apply in synchronization off mode only. For resetting FIFO in synchronization on mode, refer to the synchronization procedure in th[e Multidevice Synchronization](#page-28-0)  [and Fixed Latency](#page-28-0) section. FIFO reset is one of the steps to achieve synchronization.

### **Monitoring the FIFO Status**

Monitor the real-time FIFO status from SPI Register 0x24, which reflects the real-time FIFO depth after a FIFO reset. Without timing drifts in the system, this readback does not change from that which resulted from the FIFO reset. When there is a timing drift or other abnormal clocking situation, the FIFO level readback can change. However, as long as the FIFO does not overflow or underflow, there is no error in data trans-mission. The status bits in Register 0x06, Bits[2:1] indicate if there are FIFO underflows or overflows. Latch the status of the two bits to trigger the hardware interrupts, IRQ1 and IRQ2. To enable latching and interrupts, configure the corresponding bits in Register 0x03 and Register 0x04.

# <span id="page-26-0"></span>DIGITAL DATAPATH

The block diagram i[n Figure 35 s](#page-26-2)hows the functionality of the digital datapath. The digital processing includes

- One half-band interpolation filter
- An inverse sinc filter
- A gain and offset adjustment block

![](_page_26_Figure_7.jpeg)

Figure 35. Block Diagram of Digital Datapath

## <span id="page-26-2"></span><span id="page-26-1"></span>**INTERPOLATION FILTERS**

The transmit path contains a half-band interpolation filter. The interpolation filters provides a 2× increase in output data rate and a low-pass function.

Th[e AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) provides two interpolation modes. Each mode offers a different usable signal bandwidth in an operating mode. Which mode to select depends on the required signal bandwidth and the DAC update rate. Refer to [Table 5 f](#page-5-3)or the maximum speed and signal bandwidth of each interpolation mode.

The usable bandwidth in  $1\times$  interpolation is the DCI rate or half of the input data rate. The usable bandwidth in 2× interpolation is 0.8 times the DCI rate or 0.4 times the input data rate. It is defined as the frequency band over which the filters have a pass-band ripple of less than ±0.001 dB and a stop-band rejection of greater than 85 dB.

### <span id="page-26-4"></span>**2× Interpolation Mode**

[Figure 36 a](#page-26-3)n[d Figure 37](#page-26-4) show the pass-band and all-band filter response for 2× mode. Note that the transition from the transition band to the stop band is much sharper than the transition from the pass band to the transition band. Therefore, when the desired output signal moves out of the defined pass band, the signal image, which is supposed to be suppressed by the stop band, grows faster than the droop of the signal itself due to the degraded pass-band flatness. In cases where the degraded image rejection is acceptable or can be compensated by the analog low-pass filter at the DAC output, it is possible to let the output signal extend beyond the specified usable signal bandwidth.

<span id="page-26-3"></span>![](_page_26_Figure_15.jpeg)

![](_page_27_Picture_298.jpeg)

### <span id="page-27-0"></span>**INVERSE SINC FILTER**

The [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) provides a digital inverse sinc filter to compensate for the DAC rolloff over frequency. The inverse sinc (sinc−1) filter is a seven-tap FIR filter[. Figure 38](#page-27-2) shows the frequency response of  $sin(x)/x$  rolloff, the inverse sinc filter, and their composite response. The composite response has less than ±0.05 dB passband ripple up to a frequency of  $0.4 \times$  f<sub>DAC</sub>.

To provide the necessary peaking at the upper end of the pass band, the inverse sinc filter has an intrinsic insertion loss of approximately 3.8 dB. Offset the loss of the digital gain by increasing the digital gain adjustment setting to minimize the impact on the output signal-to-noise ratio (SNR). However, care is needed to ensure that the additional digital gain does not cause signal saturation, especially at high output frequencies. The sinc<sup>-1</sup> filter is disabled by default; it can be enabled by setting the INVSINC\_ENABLE bit to 1 in Register 0x27[7]).

![](_page_27_Figure_6.jpeg)

### <span id="page-27-2"></span>**Table 17. Inverse Sinc Filter**

![](_page_27_Picture_299.jpeg)

### <span id="page-27-1"></span>**DIGITAL FUNCTION CONFIGURATION**

The inverse sinc filter can be enabled or disabled. The pipeline latency of the DAC is dependent on which of the digital function blocks are enabled or disabled. If fixed DAC pipeline latency is desired during operation, leave each digital function block always enabled or always disabled after initial configuration.

# <span id="page-28-0"></span>MULTIDEVICE SYNCHRONIZATION AND FIXED LATENCY

A DAC introduces a variation of pipeline latency to a system. The latency variation causes the phase of a DAC output to vary from power-on to power-on. Therefore, the output from different DAC devices may not be perfectly aligned even with well aligned clocks and digital inputs. The skew between multiple DAC outputs varies from power-on to power-on.

In applications such as transmit diversity or digital predistortion, where deterministic latency is desired, the variation of the pipeline latency must be minimized. Deterministic latency in this data sheet is defined as a fixed time delay from the digital input to the analog output in a DAC from power-on to power-on. Multiple DAC devices are considered synchronized to each other when each DAC in this group has the same constant latency from power-on to power-on. Three conditions must be identical in all of the ready-to-sync devices before these devices are considered synchronized:

- The phase of DAC internal clocks
- The FIFO level
- The alignment of the input data

### <span id="page-28-1"></span>**VERY SMALL INHERENT LATENCY VARIATION**

The innovative architecture of th[e AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) minimizes the inherent latency variation. The worst-case variation in the [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) is two DAC clock cycles. For example, in the case of a 1.6 GHz sample rate, the variation is less than 1.25 ns in any scenario. Therefore, without turning on the synchronization engine, the DAC outputs from multiple [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) devices are guaranteed to be aligned within two DAC clock cycles, regardless of the timing between the DCI and the DACCLK. No additional clocks are required to achieve this accuracy. The user must reset the FIFO in each DAC device through the SPI at startup. Therefore, th[e AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) can decrease the complexity of system design in multiple transmit channel applications.

Note the alignment of the DCI signals in the design. The DCI signal is used as a reference in th[e AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) design to align the FIFO and the phase of internal clocks in multiple parts. The achieved DAC output alignment depends on how well the DCI signals are aligned at the input of each device. The following equation is the expression of the worst-case DAC output alignment accuracy in the case of DCI signal mismatches:

 $t_{SK\,(OUT)} = t_{SK\,(DCI)} + 2/f_{DAC}$ 

### where:

 $t_{SK\, (OUT)}$  is the worst-case skew between the DAC outputs from tw[o AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) devices.

 $t_{SK(DCI)}$  is the skew between two DCI signals at the DCI input of the tw[o AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) devices.

f<sub>DAC</sub> is the DACCLK frequency.

The better the alignment of the DCI signals, the smaller the overall skew between the two DAC outputs.

### <span id="page-28-2"></span>**FURTHER REDUCING THE LATENCY VARIATION**

For applications that require finer synchronization accuracy (DAC latency variation < 2 DAC clock cycles), the [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) has a provision for enabling multiple devices to be synchronized to each other within a single DAC clock cycle.

To reduce further the latency variation in the DAC, the synchronization machine must be turned on and two external clocks (frame and sync) must be generated in the system and fed to all the DAC devices.

### **Setup and Hold Timing Requirement**

The sync clock (SYNCCLK) serves as a reference clock in the system to reset the clock generation circuitry in multipl[e AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) devices simultaneously. Inside the DAC, the sync clock is sampled by the DACCLK to generate a reference point for aligning the internal clocks; consequently, there is a setup and hold timing requirement between the sync clock and the DAC clock.

Adopting the continuous frame reset mode (where the FIFO and sync engine periodically reset) demands meeting the timing requirements between the sync clock and the DAC clock; otherwise, the device can lose lock and corrupt the output. In the one shot frame reset mode, it is still recommended that this timing be met at the time when the sync routine is run because not meeting the timing can degrade the sync alignment accuracy by one DAC clock cycle, as shown i[n Table 18.](#page-28-4)

The [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) also provides a mode by which to synchronize the device in a one shot manner and to continue to monitor the synchronization status. It provides a continuous sync and frame clock to synchronize the device once and ignore the clock cycles after detecting the first valid frame pulse. In this way, the user can monitor the sync status without periodically resynchronizing the device; to engage one shot sync mode, set Register 0x22[2] to 0.

<span id="page-28-4"></span>![](_page_28_Picture_505.jpeg)

![](_page_28_Picture_506.jpeg)

<sup>1</sup>The negative sign indicates the direction of the setup time. The setup time is defined as positive when it is on the left side of the clock edge and negative when it is on the right side of the clock edge.

### <span id="page-28-3"></span>**SYNCHRONIZATION IMPLEMENTATION**

The [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) allows the user to choose either the rising or falling edge of the DAC clock to sample the sync clock, which makes it easier to meet the timing requirements. Ensure that the sync clock, f<sub>SYNC</sub>, is  $1/8 \times$  f<sub>DCI</sub> or slower by a factor of 2n, n being an integer (1, 2, 3…). Note that there is a limit on how slow the sync clock can be because of the ac coupling nature of the sync clock receiver. Choose an appropriate value of the ac coupling capacitors to ensure that the signal swing meets the data sheet specification, as listed i[n Table 2.](#page-4-1) 

The frame clock resets the FIFO in multipl[e AD9139 d](http://www.analog.com/AD9139?doc=AD9139.pdf)evices. The frame can be either a one shot or continuous clock. In either case, the pulse width of the frame must be longer than one DCI cycle in the word mode and two DCI cycles in the byte mode. When the frame is a continuous clock, fFRAME, ensure that it is  $1/8 \times f_{\text{DCI}}$  or slower by a factor of 2n, n being an integer (1, 2, 3…). One shot frame reset is the recommended method. Because the DCI and the DAC clock are generated in two separate clock domains, timing drifts between the two clocks can cause the FIFO level to toggle between two values in the continuous reset mode and, thus, to corrupt the DAC output[. Table 19](#page-29-1) lists the requirements of the frame clock in various conditions.

### <span id="page-29-1"></span>**Table 19. Frame Clock Speed and Pulse Width Requirement**

![](_page_29_Picture_167.jpeg)

<sup>1</sup> N/A means not applicable.

## <span id="page-29-0"></span>**SYNCHRONIZATION PROCEDURES**

When the sync accuracy of an application is less precise than two DAC clock cycles, it is recommended to turn off the synchronization machine because no additional steps are required, other than the regular start-up procedure sequence.

For applications that require more precise sync accuracy than two DAC clock cycles, use the procedures in the following sections to set up the system and configure the device.

# Data Sheet **AD9139**

44-044 11744-044

![](_page_30_Figure_2.jpeg)

Figure 39. Synchronization Procedure Diagram

# <span id="page-31-0"></span>INTERRUPT REQUEST OPERATION

The [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) provides an interrupt request output signal on Pin 50 and Pin 51 ( $\overline{\text{IRQ2}}$  and  $\overline{\text{IRQ1}}$ , respectively) to notify an external host processor of significant device events. Upon assertion of the interrupt, query the device to determine the precise event that occurred. The  $\overline{\text{IRQ1}}$  pin and  $\overline{\text{IRQ2}}$  pin are open-drain, active low outputs. Pull the  $\overline{\text{IRQx}}$  pin high (DVDD18 supply) external to the device. The  $\overline{\text{IRQx}}$  pin can be tied to the interrupt pins of other devices with open-drain outputs to wire-OR these pins together.

Eleven event flags provide visibility into the device. These flags are located in the two event flag registers, Register 0x05 and Register 0x06. The behavior of each event flag is independently selected in the interrupt enable registers, Register 0x03 and Register 0x04. When the flag interrupt enable is active, the event flag latches and triggers the IRQ1 and/or IRQ2 pins. When the flag interrupt is disabled, the event flag monitors the source signal, but the  $\overline{\text{IRQ1}}$  and  $\overline{\text{IRQ2}}$  pins remain inactive.

## <span id="page-31-1"></span>**INTERRUPT WORKING MECHANISM**

[Figure 40](#page-31-3) shows the interrupt related circuitry and how the event flag signals propagate to the IRQx output. The INTERRUPT\_ ENABLE signal represents one bit from the interrupt enable register. The EVENT\_FLAG\_SOURCE signal represents one bit from the event flag register. The EVENT\_FLAG\_SOURCE signal represents one of the device signals that can be monitored, such as the PLL\_LOCK signal from the PLL phase detector or the FIFO\_OVERFLOW signal from the FIFO controller.

When an interrupt enable bit is set high, the corresponding event flag bit reflects a positively tripped version of the EVENT\_FLAG\_ SOURCE signal; that is, the event flag bit is latched on the rising edge of the EVENT\_FLAG\_SOURCE signal. This signal also asserts the external  $\overline{\text{IRQx}}$  pins.

When an interrupt enable bit is set low, the event flag bit reflects the present status of the EVENT\_FLAG\_SOURCE signal, and the event flag has no effect on the external IRQx pins.

<span id="page-31-3"></span>Clear the latched version of an event flag (the INTERRUPT\_ SOURCE signal) in one of two ways. The recommended

method is by writing 1 to the corresponding event flag bit. The second method is to use a hardware or software reset to clear the INTERRUPT\_SOURCE signal.

The IRQ2 circuitry works in the same way as the IRQ1 circuitry. Any one or multiple event flags can be enabled to trigger the IRQx pins. The user can select one or both hardware interrupt pins for the enabled event flags. Register 0x07 and Register 0x08 determine the pin to which each event flag is routed. Set Register 0x07 and Register 0x08 to 0 for IRQ1 and set these registers to 1 for  $\overline{\text{IRQ2}}$ .

### <span id="page-31-2"></span>**INTERRUPT SERVICE ROUTINE**

Interrupt request management starts by selecting the set of event flags that require host intervention or monitoring. Enable the events that require host action so that the host is notified when they occur. For events requiring host intervention upon IRQx activation, run the following routine to clear an interrupt request:

- 1. Read the status of the event flag bits that are being monitored.
- 2. Set the interrupt enable bit low to monitor the unlatched EVENT\_FLAG\_SOURCE signal directly.
- 3. Perform any actions that may be required to clear the EVENT\_FLAG\_SOURCE signal. In many cases, no specific actions are required.
- 4. Read the event flag to verify that the actions taken have cleared the EVENT\_FLAG\_SOURCE signal.
- 5. Clear the interrupt by writing 1 to the event flag bit.
- 6. Set the interrupt enable bits of the events to be monitored.

Note that some EVENT\_FLAG\_SOURCE signals are latched signals. Clear these signals by writing to the corresponding event flag bit. For more information about each of the event flags, see the [Device Configuration Register Map and](#page-39-0)  [Description](#page-39-0) section.

![](_page_31_Figure_21.jpeg)

Figure 40. Simplified Schematic of IRQx Circuitry

# <span id="page-32-0"></span>TEMPERATURE SENSOR

Th[e AD9139 h](http://www.analog.com/AD9139?doc=AD9139.pdf)as a diode-based temperature sensor for measuring the temperature of the die. The temperature reading is accessed using Register 0x1D and Register 0x1E. The temperature of the die can be calculated as

$$
T_{DIE} = \frac{(DIFTEMP[15:0] - 41,237)}{106}
$$

where  $T_{\text{DIE}}$  is the die temperature in degrees Celsius.

The temperature accuracy is ±7°C typical over the −40°C to +85°C range with one point temperature calibration against a known temperature. See [Figure 41 f](#page-32-1)or a typical plot of the die temperature code readback vs. die temperature.

![](_page_32_Figure_7.jpeg)

<span id="page-32-1"></span>Figure 41. Die Temperature Code Readback vs. Die Temperature

Estimates of the ambient temperature can be made if the power dissipation of the device is known. For example, if the device power dissipation is 800 mW and the measured die temperature is 50°C, then calculate the ambient temperature as

$$
T_A = T_{DE} - P_D \times \theta_{JA} = 50 - 0.8 \times 20.7 = 33.4
$$
°C

where:

 $T_A$  is the ambient temperature in degrees Celsius.

 $T_{\text{DIE}}$  is the die temperature in degrees Celsius.

 $P_D$  is power consumption of the device.

 $\theta_{JA}$  is the thermal resistance from junction to ambient of the [AD9139,](http://www.analog.com/AD9139?doc=AD9139.pdf) as shown in [Table 7.](#page-6-3) 

To use the temperature sensor, it must be enabled by setting Register 0x1C[0] to 1. In addition, to obtain accurate readings, set the die temperature control register (Register 0x1C) to 0x03.

# <span id="page-33-3"></span>DAC INPUT CLOCK CONFIGURATIONS

The [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) DAC sample clock (DACCLK) can be sourced directly or by clock multiplying. Clock multiplying employs the on-chip phase-locked loop (PLL) that accepts a reference clock operating at a submultiple of the desired DACCLK rate. The PLL then multiplies the reference clock up to the desired DACCLK frequency, which then generates all of the internal clocks required by the DAC. The clock multiplier provides a high quality clock that meets the performance requirements of most applications. Using the on-chip clock multiplier removes the burden of generating and distributing the high speed DACCLK.

The second mode bypasses the clock multiplier circuitry and sources DACCLK directly to the DAC core. This mode lets the user source a very high quality clock directly to the DAC core.

## <span id="page-33-0"></span>**DRIVING THE DACCLK AND REFCLK INPUTS**

The DACCLKx and REFCLKx differential inputs share similar clock receiver input circuitry (se[e Figure 42](#page-33-4) for a simplified circuit diagram of the input). The on-chip clock receiver has a differential input impedance of about 10 kΩ. It is self biased to a commonmode voltage of about 1.25 V. Drive the inputs by differential PECL or LVDS drivers with ac coupling between the clock source and the receiver.

![](_page_33_Figure_7.jpeg)

Figure 42. Clock Receiver Input Simplified Equivalent Circuit

<span id="page-33-4"></span>The minimum input drive level to the differential clock input is 100 mV p-p differential. The optimal performance is achieved when the clock input signal is between 800 mV p-p differential and 1.6 V p-p differential. Whether using the on-chip clock multiplier or sourcing the DACCLK directly, the input clock signal to the device must have low jitter and fast edge rates to optimize the DAC noise performance.

### <span id="page-33-1"></span>**DIRECT CLOCKING**

Direct clocking with a low noise clock produces the lowest noise spectral density at the DAC outputs. To select the differential clock inputs as the source for the DAC sampling clock, set the PLL enable bit (Register 0x12[7]) to 0. This powers down the internal PLL clock multiplier and selects the input from the DACCLKP and DACCLKN pins as the source for the internal DAC sampling clock. The REFCLKx input can remain floating.

The device also has clock duty cycle correction circuitry and differential input level correction circuitry. Enabling these circuits can provide improved performance in some cases. The control bits for these functions are in Register 0x10 and Register 0x11.

## <span id="page-33-2"></span>**CLOCK MULTIPLICATION**

The on-chip PLL clock multiplier circuit generates the DAC sample rate clock from a lower frequency reference clock. When the PLL enable bit (Register 0x12[7]) is set to 1, the clock multiplication circuit generates the DAC sampling clock from the lower rate REFCLK input and the DACCLKx input remains floating. Se[e Figure 43](#page-33-5) for the functional diagram of the clock multiplier.

The clock multiplier circuit operates such that the VCO outputs a frequency, f<sub>VCO</sub>, equal to the REFCLKx input signal frequency multiplied by  $N1 \times N0$ . N1 is the divide ratio of the loop divider; N0 is the divide ratio of the VCO divider.

 $f_{VCO} = f_{REFCLK} \times (N1 \times N0)$ 

The DAC sample clock frequency, f<sub>DACCLK</sub>, is equal to

 $f_{DACCLK} = f_{REFCLK} \times N1$ 

The output frequency of the VCO must be chosen to keep  $f_{VCO}$ in the optimal operating range of 1.0 GHz to 2.1 GHz. It is important to select a frequency of the reference clock and values of N1 and N0 so that the desired DACCLK frequency can be synthesized and the VCO output frequency is in the correct range.

<span id="page-33-5"></span>![](_page_33_Figure_20.jpeg)

## <span id="page-34-0"></span>**PLL SETTINGS**

The PLL circuitry requires three settings to be programmed to their nominal values. The PLL values listed in [Table 20 a](#page-34-5)re the recommended settings for these parameters.

### <span id="page-34-5"></span>**Table 20. PLL Settings**

![](_page_34_Picture_341.jpeg)

### <span id="page-34-1"></span>**CONFIGURING THE VCO TUNING BAND**

The PLL VCO has a valid operating range from approximately 1.03 GHz to 2.07 GHz covered in 64 overlapping frequency bands. For any desired VCO output frequency, there may be several valid PLL band select values. See [Figure 44 f](#page-34-6)or the frequency bands of a typical device. Device-to-device variations and operating temperature affect the actual band frequency range. Therefore, it is necessary to determine the optimal PLL band select value for each individual device.

### <span id="page-34-2"></span>**AUTOMATIC VCO BAND SELECT**

The device has an automatic VCO band select feature on chip. Using the automatic VCO band select feature is a simple and reliable method of configuring the VCO frequency band. Enable this feature by starting the PLL in manual mode and then placing the PLL in autoband select mode by setting Register 0x12 to a value of 0xC0 and then to a value of 0x80. When these values are written, the device executes an automated routine that determines the optimal VCO band setting for the device.

The setting selected by the device ensures that the PLL remains locked over the full −40°C to +85°C operating temperature range of the device without further adjustment. The PLL remains locked over the full temperature range even if the temperature during initialization is at one of the temperature extremes.

![](_page_34_Figure_10.jpeg)

### <span id="page-34-6"></span><span id="page-34-3"></span>**MANUAL VCO BAND SELECT**

The device includes a manual band select mode (PLL auto manual enable, Register  $0x12[6] = 1$ ) that lets the user select the VCO tuning band. In manual mode, the VCO band is set directly with the value written to the manual VCO band bits (Register 0x12[5:0]).

### <span id="page-34-4"></span>**PLL ENABLE SEQUENCE**

To enable the PLL in automatic or manual mode properly, the following sequence must be followed:

### **Automatic Mode Sequence**

- 1. Configure the loop divider and the VCO divider registers for the desired divide ratios.
- 2. Set 00111 to PLL charge pump current and 111 to PLL loop bandwidth for the best performance. Register  $0x14 = 0xE7$ (default).
- 3. Set the PLL mode to manual using Register  $0x12[6] = 1$ .
- 4. Enable the PLL using Register  $0x12[7] = 1$ .
- 5. Set the PLL mode to automatic using Register  $0x12[6] = 0$ .

### **Manual Mode**

- 1. Configure the loop divider and the VCO divider registers for the desired divide ratios.
- 2. Set 00111 to PLL charge pump current and 111 to PLL loop bandwidth for the best performance. Register  $0x14 = 0xE7$ (default).
- 3. Select the desired band using Register 0x12[5:0].
- 4. Set the PLL mode to manual using Register  $0x12[6] = 1$ .
- 5. Enable the PLL using Register  $0x12[7] = 1$ .

## <span id="page-35-0"></span>ANALOG OUTPUTS **TRANSMIT DAC OPERATION**

<span id="page-35-1"></span>[Figure 45](#page-35-2) shows a simplified block diagram of the transmit path DACs. The DAC core consists of a current source array, a switch core, digital control logic, and full-scale output current control. The DAC full-scale output current  $(I<sub>OUTFS</sub>)$  is nominally 20 mA. The output currents from the DACOUTP and DACOUTN pins are complementary, meaning that the sum of the two currents always equals the full-scale current of the DAC. The digital input code to the DAC determines the effective differential current delivered to the load.

![](_page_35_Figure_4.jpeg)

Figure 45. Simplified Block Diagram of DAC Core

<span id="page-35-2"></span>The DAC has a 1.2 V band gap reference with an output impedance of 5 kΩ. The reference output voltage appears on the VREF pin. When using the internal reference, decouple the VREF pin to AVSS with a 0.1 µF capacitor. Use the internal reference only for external circuits that draw dc currents of 2 µA or less. For dynamic loads or static loads greater than 2 µA, buffer the VREF pin. If desired, the internal reference can be overdriven by applying an external reference (from 1.10 V to 1.30 V) to the pin.

A 10 k $\Omega$  external resistor, R<sub>SET</sub>, must be connected from the FSADJ pin to AVSS. This resistor, together with the reference control amplifier, sets up the correct internal bias currents for the DAC. Because the full-scale current is inversely proportional to this resistor, the tolerance of R<sub>SET</sub> is reflected in the full-scale output amplitude.

The full-scale current equation, where the DAC gain is set in Register 0x18 and Register 0x19, is as follows:

$$
I_{FS} = \frac{V_{REF}}{R_{SET}} \times \left(72 + \left(\frac{3}{16} \times DAC \ gain\right)\right)
$$

For nominal values of  $V_{REF}$  (1.2 V),  $R_{SET}$  (10 k $\Omega$ ), and DAC gain (512), the full-scale current of the DAC is typically 20 mA. The DAC full-scale current is adjustable from 8.64 mA to 31.68 mA by setting the DAC gain parameter, as shown in [Figure 46.](#page-35-3) 

![](_page_35_Figure_11.jpeg)

### <span id="page-35-3"></span>**Transmit DAC Transfer Function**

The output currents from the DACOUTP and DACOUTN pins are complementary, meaning that the sum of the two currents always equals the full-scale current of the DAC. The digital input code to the DAC determines the effective differential current delivered to the load. The DACOUTP pin provides maximum output current when all bits are high. The output currents vs. DACCODE for the DAC outputs is expressed as

$$
I_{\text{OUTP}} = \left[\frac{\text{DACCODE}}{2^N}\right] \times I_{\text{OUTFS}} \tag{1}
$$

$$
I_{\text{OUTN}} = I_{\text{OUTFS}} - I_{\text{OUTP}} \tag{2}
$$

where  $DACCODE = 0$  to  $2^N - 1$ .

### **Transmit DAC Output Configurations**

The optimum noise and distortion performance of the [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) is realized when it is configured for differential operation. The common-mode rejection of a transformer or differential amplifier significantly reduces the common-mode error sources of the DAC outputs. These common-mode error sources include even-order distortion products and noise. The enhancement in distortion performance becomes more significant as the frequency content of the reconstructed waveform increases and/or its amplitude increases. This is due to the first-order cancellation of various dynamic common-mode distortion mechanisms, digital feedthrough, and noise.

[Figure 47](#page-36-1) shows the most basic DAC output circuitry. A pair of resistors, R<sub>O</sub>, converts each of the complementary output currents to a differential voltage output,  $V_{\text{OUT}}$ . Because the current outputs of the DAC are high impedance, the differential driving point impedance of the DAC outputs,  $R_{\text{OUT}}$ , is equal to  $2 \times R_{\text{O}}$ . See [Figure 48](#page-36-2) for the output voltage waveforms.

## Data Sheet **AD9139**

<span id="page-36-1"></span>![](_page_36_Figure_1.jpeg)

Figure 48. Output Voltage Waveforms

<span id="page-36-2"></span>The common-mode signal voltage,  $V<sub>CM</sub>$ , is calculated as

$$
V_{CM} = \frac{I_{FS}}{2} \times R_O
$$

The differential peak-to-peak output voltage, VPEAK, is calculated as

 $V_{PEAK} = 2 \times I_{FS} \times R_{O}$ 

### <span id="page-36-0"></span>**INTERFACING TO MODULATORS**

The [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) interfaces to th[e ADL537x](http://www.analog.com/AD537?doc=AD9139.pdf) family of modulators with a minimal number of components. An example of the recommended interface circuitry is shown in [Figure 49.](#page-36-3)

![](_page_36_Figure_9.jpeg)

<span id="page-36-3"></span>Figure 49. Typical Interface Circuitry Between th[e AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) and th[e ADL537x](http://www.analog.com/AD537?doc=AD9139.pdf) Family of Modulators

The baseband inputs of th[e ADL537x](http://www.analog.com/AD537?doc=AD9139.pdf) family require a dc bias of 500 mV. The nominal midscale output current on each output of the DAC is 10 mA (one-half the full-scale current). Therefore, a single 50  $\Omega$  resistor to ground from each of the DAC outputs results in the desired 500 mV dc common-mode bias for the inputs to the [ADL537x.](http://www.analog.com/AD537?doc=AD9139.pdf) The addition of the load resistor in parallel with the modulator inputs reduces the signal level. The peak-to-peak voltage swing of the transmitted signal is

$$
V_{SGNAL} = I_{FS} \times \frac{(2 \times R_B \times R_L)}{(2 \times R_B + R_L)}
$$

### **Baseband Filter Implementation**

Most applications require a baseband anti-imaging filter between the DAC and the modulator to filter out Nyquist images and broadband DAC noise. The filter can be inserted between the termination resistors at the DAC output and the signal level setting resistor across the modulator input. This configuration establishes the input and output impedances for the filter.

[Figure 50](#page-36-4) shows a fifth-order, low-pass filter. Splitting the filter capacitors into two and grounding the center point creates a common-mode low-pass filter that provides additional common-mode rejection of high frequency signals. A purely differential filter can pass common-mode signals.

For more details about interfacing the [AD9139](http://www.analog.com/AD9139?doc=AD9139.pdf) DAC to an IQ modulator,see th[e Circuits from the Lab™, Circuit Note](http://www.analog.com/CN0205?doc=AD9139.pdf) CN-0205, Interfacing the ADL5375 I/Q Modulator to the AD9122 Dual Channel, 1.2 GSPS High Speed DAC on th[e Analog Devices](http://www.analog.com/)  [website.](http://www.analog.com/)

<span id="page-36-4"></span>![](_page_36_Figure_17.jpeg)

Figure 50. DAC Modulator Interface with Fifth-Order, Low-Pass Filter

### <span id="page-37-0"></span>**REDUCING LO LEAKAGE AND UNWANTED SIDEBANDS**

Analog quadrature modulators can introduce unwanted signals at the local oscillator (LO) frequency caused by dc offset voltages in the I and Q baseband inputs, as well as feedthrough paths from the LO input to the output.

Effective sideband suppression requires both gain and phase matching of the I and Q signals. The DAC FS adjust registers (Register 0x18 through Register 0x19) can be used to calibrate the gain of the transmit paths to optimize sideband suppression.

For more information about suppressing LO leakage and sideband image, refer t[o Application Note AN-1039,](http://www.analog.com/AN-1039?doc=AD9139.pdf) Correcting Imperfections in IQ Modulators to Improve RF Signal Fidelity an[d Application Note AN-1100,](http://www.analog.com/AN-1100?doc=AD9139.pdf) Wireless Transmitter IQ Balance and Sideband Suppression from th[e Analog Devices website.](http://www.analog.com/) 

## <span id="page-38-0"></span>START-UP ROUTINE

To ensure reliable start up of the [AD9139,](http://www.analog.com/AD9139?doc=AD9139.pdf) certain sequences must be followed.

### **Device Configuration and Start-Up Sequence 1**

- 1. Set f<sub>DCI</sub> = 600 MHz, f<sub>DATA</sub> = 1200 MHz, and interpolation to 1 $\times$ .
- 2. Enable the PLL, and set  $f_{REF} = 300 \text{ MHz}$ .
- 3. Enable the inverse sinc filter.
- Use the DLL-based interface mode and set DLL phase  $offset = 0.$

### **Derived PLL Settings**

The following PLL settings are derived from the device configuration:

- $f_{\text{DAC}} = 1200 \times 1 = 1200 \text{ MHz}.$
- $f_{VCO} = f_{DAC} = 1200 MHz (1 GHz < f_{VCO} < 2 GHz).$
- VCO divider =  $f_{VCO}/f_{DAC} = 1$ .
- Loop divider  $= f_{\text{DAC}}/f_{\text{REF}} = 4$ .

### **Start-Up Sequence 1**

- 1. Power up the device (no specific power supply sequence is required).
- 2. Apply stable DAC clock.
- 3. Apply stable DCI clock.
- 4. Feed stable input data.
- 5. Issue hardware reset (optional).

```
/* Device configuration register write 
sequence */ 
0x00 \rightarrow 0x20 /* Issue software reset */
0x20 \rightarrow 0x01 /* Device Startup Configuration */
/* Configure PLL */ 
0x14 \rightarrow 0xE7 /* Configure PLL loop BW and charge
pump current */ 
0x15 \rightarrow 0xC1 /* Configure VCO divider and loop
divider */
```
 $0x12 \rightarrow 0xC0$  /\*Enable the PLL \*/

```
0x12 \rightarrow 0x80
```
Wait 10ms

Read 0x16[7] /\* Expect 1b if the PLL is locked \*/

```
/* Configure Data Interface */ 
0x5E \rightarrow 0xFE /* Turn off LSB delay cell */
0x0A \rightarrow 0xC0 /* Enable the DLL and duty cycle
correction. Set DLL phase offset to 0 \times /Read 0x0E[7:4] /* Expect 1000b if the DLL is 
locked */
```

```
/* Configure Interpolation filter */ 
0x28 \rightarrow 0x80 /* 1× interpolation */
/* Reset FIFO */ 
0x25 \rightarrow 0x01
```

```
Read 0x25[1] /* Expect 1b if the FIFO reset is 
complete */
```
Read 0x24 /\* The readback should be one of the three values: 0x30, 0x40, or 0x50 \*/

/\* Enable Inverse SINC filter \*/  $0x27 \rightarrow 0x80$ 

```
/* Power up DAC outputs */ 
0 \times 01 \rightarrow 0 \times 00
```
### **Device Configuration and Start-Up Sequence 2**

- 1. Set  $f_{\text{DCI}} = 200 \text{ MHz}$ ,  $f_{\text{DATA}} = 400 \text{ MHz}$ ,  $f_{\text{DAC}} = 800 \text{ MHz}$ , and interpolation to 2×.
- 2. Disable PLL.
- 3. Enable the inverse sinc filter.
- 4. Use the delay line-based interface mode with a delay setting of 0.

### **Start-Up Sequence 2**

- 1. Power up the device (no specific power supply sequence is required).
- 2. Apply stable DAC clock.
- 3. Apply stable DCI clock.
- 4. Feed stable input data.
- 5. Issue a hardware reset (optional).

```
/* Device configuration register write 
sequence */ 
0x00 \rightarrow 0x20 /* Issue software reset */
0x20 → 0x01 /* Device Startup Configuration */
```
/\* Configure Data Interface \*/  $0x5E$   $\rightarrow$  0x00 /\* Configure the delay setting \*/  $0x5F \rightarrow 0x60$  $0x0D \rightarrow 0x16$  /\* DC couple DCI \*/  $0x0A \rightarrow 0x00$  /\* Turn off DLL and duty cycle correction \*/ /\* Configure Interpolation filter \*/  $0x28 \rightarrow 0x00$  /\* 2x interpolation \*/ /\* Reset FIFO \*/ Follow the serial port FIFO reset procedure in the FIFO Operation section. /\* Enable Inverse SINC filter \*/

 $0x27 \rightarrow 0x80$ 

/\* Power up DAC outputs \*/  $0 \times 01 \rightarrow 0 \times 00$ 

# <span id="page-39-0"></span>DEVICE CONFIGURATION REGISTER MAP AND DESCRIPTION

## **Table 21. Device Configuration Register Map**

![](_page_39_Picture_969.jpeg)

# Data Sheet **AD9139**

![](_page_40_Picture_521.jpeg)

### <span id="page-41-0"></span>**SPI CONFIGURE REGISTER**

**Address: 0x00, Reset: 0x00, Name: Common**

![](_page_41_Picture_171.jpeg)

### <span id="page-41-1"></span>**POWER-DOWN CONTROL REGISTER**

**Address: 0x01, Reset: 0xC0, Name: PD\_CONTROL**

![](_page_41_Picture_172.jpeg)

![](_page_41_Picture_173.jpeg)

### <span id="page-41-2"></span>**INTERRUPT ENABLE 0 REGISTER**

**Address: 0x03, Reset: 0x00, Name: INTERRUPT\_ENABLE0**

### **Table 24. Bit Descriptions for INTERRUPT\_ENABLE0**

![](_page_41_Picture_174.jpeg)

### <span id="page-41-3"></span>**INTERRUPT ENABLE 1 REGISTER**

**Address: 0x04, Reset: 0x00, Name: INTERRUPT\_ENABLE1**

### **Table 25. Bit Descriptions for INTERRUPT\_ENABLE1**

![](_page_41_Picture_175.jpeg)

### <span id="page-42-0"></span>**INTERRUPT FLAG 0 REGISTER**

**Address: 0x05, Reset: 0x00, Name: INTERRUPT\_FLAG0**

### **Table 26. Bit Descriptions for INTERRUPT\_FLAG0**

![](_page_42_Picture_191.jpeg)

### <span id="page-42-1"></span>**INTERRUPT FLAG 1 REGISTER**

**Address: 0x06, Reset: 0x00, Name: INTERRUPT\_FLAG1**

### **Table 27. Bit Descriptions for INTERRUPT\_FLAG1**

![](_page_42_Picture_192.jpeg)

### <span id="page-42-2"></span>**INTERRUPT SELECT 0 REGISTER**

### **Address: 0x07, Reset: 0x00, Name: IRQ\_SEL0**

### **Table 28. Bit Descriptions for IRQ\_SEL0**

![](_page_42_Picture_193.jpeg)

### <span id="page-43-0"></span>**INTERRUPT SELECT 1 REGISTER**

**Address: 0x08, Reset: 0x00, Name: IRQ\_SEL1**

### **Table 29. Bit Descriptions for IRQ\_SEL1**

![](_page_43_Picture_258.jpeg)

### <span id="page-43-1"></span>**FRAME MODE REGISTER**

**Address: 0x09, Reset: 0x00, Name: FRAME\_MODE**

### **Table 30. Bit Descriptions for FRAME\_MODE**

![](_page_43_Picture_259.jpeg)

### <span id="page-43-2"></span>**DATA CONTROL 0 REGISTER**

**Address: 0x0A, Reset: 0x40, Name: DATA\_CNTR\_0**

### **Table 31. Bit Descriptions for DATA\_CNTR\_0**

![](_page_43_Picture_260.jpeg)

### <span id="page-43-3"></span>**DATA CONTROL 1 REGISTER**

**Address: 0x0B, Reset: 0x39, Name: DATA\_CNTR\_1**

### **Table 32. Bit Descriptions for DATA\_CNTR\_1**

![](_page_43_Picture_261.jpeg)

### <span id="page-44-0"></span>**DATA CONTROL 2 REGISTER**

**Address: 0x0C, Reset: 0x64, Name: DATA\_CNTR\_2**

### **Table 33. Bit Descriptions for DATA\_CNTR\_2**

![](_page_44_Picture_152.jpeg)

### <span id="page-44-1"></span>**DATA CONTROL 3 REGISTER**

**Address: 0x0D, Reset: 0x06, Name: DATA\_CNTR\_3**

![](_page_44_Picture_153.jpeg)

### **Table 34. Bit Descriptions for DATA\_CNTR\_3**

### <span id="page-44-2"></span>**DATA STATUS 0 REGISTER**

**Address: 0x0E, Reset: 0x00, Name: DATA\_STAT\_0** 

### **Table 35. Bit Descriptions for DATA\_STAT\_0**

![](_page_44_Picture_154.jpeg)

### <span id="page-45-0"></span>**DAC CLOCK RECEIVER CONTROL REGISTER**

**Address: 0x10, Reset: 0xFF, Name: DACCLK\_RECEIVER\_CTRL**

![](_page_45_Picture_224.jpeg)

![](_page_45_Picture_225.jpeg)

### <span id="page-45-1"></span>**REFERENCE CLOCK RECEIVER CONTROL REGISTER**

**Address: 0x11, Reset: 0x5F, Name: REFCLK\_RECEIVER\_CTRL**

![](_page_45_Picture_226.jpeg)

![](_page_45_Picture_227.jpeg)

### <span id="page-45-2"></span>**PLL CONTROL 0 REGISTER**

**Address: 0x12, Reset: 0x00, Name: PLL\_CTRL0**

### **Table 38. Bit Descriptions for PLL\_CTRL0**

![](_page_45_Picture_228.jpeg)

### <span id="page-46-0"></span>**PLL CONTROL 2 REGISTER**

**Address: 0x14, Reset: 0xE7, Name: PLL\_CTRL2**

### **Table 39. Bit Descriptions for PLL\_CTRL2**

![](_page_46_Picture_297.jpeg)

### <span id="page-46-1"></span>**PLL CONTROL 3 REGISTER**

**Address: 0x15, Reset: 0xC9, Name: PLL\_CTRL3**

![](_page_46_Picture_298.jpeg)

![](_page_46_Picture_299.jpeg)

### <span id="page-46-2"></span>**PLL STATUS 0 REGISTER**

**Address: 0x16, Reset: 0x00, Name: PLL\_STATUS0**

![](_page_46_Picture_300.jpeg)

![](_page_46_Picture_301.jpeg)

### <span id="page-47-0"></span>**PLL STATUS 1 REGISTER**

**Address: 0x17, Reset: 0x00, Name: PLL\_STATUS1**

### **Table 42. Bit Descriptions for PLL\_STATUS1**

![](_page_47_Picture_253.jpeg)

### <span id="page-47-1"></span>**DAC FS ADJUST LSB REGISTER**

**Address: 0x18, Reset: 0xF9, Name: DAC\_FS\_ADJ0**

![](_page_47_Picture_254.jpeg)

![](_page_47_Picture_255.jpeg)

### <span id="page-47-2"></span>**DAC FS ADJUST MSB REGISTER**

**Address: 0x19, Reset: 0xE1, Name: DAC\_FS\_ADJ1**

### **Table 44. Bit Descriptions for DAC\_FS\_ADJ1**

![](_page_47_Picture_256.jpeg)

### <span id="page-47-3"></span>**DIE TEMPERATURE SENSOR CONTROL REGISTER**

**Address: 0x1C, Reset: 0x02, Name: DIE\_TEMP\_SENSOR\_CTRL**

### **Table 45. Bit Descriptions for DIE\_TEMP\_SENSOR\_CTRL**

![](_page_47_Picture_257.jpeg)

### <span id="page-47-4"></span>**DIE TEMPERATURE LSB REGISTER**

### **Address: 0x1D, Reset: 0x00, Name: DIE\_TEMP\_LSB**

### **Table 46. Bit Descriptions for DIE\_TEMP\_LSB**

![](_page_47_Picture_258.jpeg)

### <span id="page-48-0"></span>**DIE TEMPERATURE MSB REGISTER**

**Address: 0x1E, Reset: 0x00, Name: DIE\_TEMP\_MSB**

### **Table 47. Bit Descriptions for DIE\_TEMP\_MSB**

![](_page_48_Picture_173.jpeg)

### <span id="page-48-1"></span>**CHIP ID REGISTER**

**Address: 0x1F, Reset: 0x0A, Name: CHIP\_ID**

### **Table 48. Bit Descriptions for CHIP\_ID**

![](_page_48_Picture_174.jpeg)

### <span id="page-48-2"></span>**INTERRUPT CONFIGURATION REGISTER**

**Address: 0x20, Reset: 0x00, Name: INTERRUPT\_CONFIG**

### **Table 49. Bit Descriptions for INTERRUPT\_CONFIG**

![](_page_48_Picture_175.jpeg)

### <span id="page-48-3"></span>**SYNC CONTROL REGISTER**

**Address: 0x21, Reset: 0x00, Name: SYNC\_CTRL**

### **Table 50. Bit Descriptions for SYNC\_CTRL**

![](_page_48_Picture_176.jpeg)

### <span id="page-48-4"></span>**FRAME RESET CONTROL REGISTER**

**Address: 0x22, Reset: 0x12, Name: FRAME\_RST\_CTRL**

![](_page_48_Picture_177.jpeg)

### **Table 51. Bit Descriptions for FRAME\_RST\_CTRL**

### <span id="page-49-0"></span>**FIFO LEVEL CONFIGURATION REGISTER**

**Address: 0x23, Reset: 0x40, Name: FIFO\_LEVEL\_CONFIG**

### **Table 52. Bit Descriptions for FIFO\_LEVEL\_CONFIG**

![](_page_49_Picture_210.jpeg)

### <span id="page-49-1"></span>**FIFO LEVEL READBACK REGISTER**

**Address: 0x24, Reset: 0x00, Name: FIFO\_LEVEL\_READBACK**

### **Table 53. Bit Descriptions for FIFO\_LEVEL\_READBACK**

![](_page_49_Picture_211.jpeg)

### <span id="page-49-2"></span>**FIFO CONTROL REGISTER**

**Address: 0x25, Reset: 0x00, Name: FIFO\_CTRL**

### **Table 54. Bit Descriptions for FIFO\_CTRL**

![](_page_49_Picture_212.jpeg)

### <span id="page-50-0"></span>**DATA FORMAT SELECT REGISTER**

**Address: 0x26, Reset: 0x00, Name: DATA\_FORMAT\_SEL**

![](_page_50_Picture_265.jpeg)

### **Table 55. Bit Descriptions for DATA\_FORMAT\_SEL**

### <span id="page-50-1"></span>**DATAPATH CONTROL REGISTER**

**Address: 0x27, Reset: 0x00, Name: DATAPATH\_CTRL**

### **Table 56. Bit Descriptions for DATAPATH\_CTRL**

![](_page_50_Picture_266.jpeg)

### <span id="page-50-2"></span>**INTERPOLATION CONTROL REGISTER**

**Address: 0x28, Reset: 0x00, Name: INTERPOLATION\_CTRL**

### **Table 57. Bit Descriptions for INTERPOLATION\_CTRL**

![](_page_50_Picture_267.jpeg)

### <span id="page-50-3"></span>**POWER-DOWN DATA INPUT 0 REGISTER**

**Address: 0x39, Reset: 0x00, Name: LVDS\_IN\_PWR\_DOWN\_0**

### **Table 58. Bit Descriptions for LVDS\_IN\_PWR\_DOWN\_0**

![](_page_50_Picture_268.jpeg)

### <span id="page-50-4"></span>**DAC DC OFFSET 0 REGISTER**

**Address: 0x3B, Reset: 0x00, Name: DAC\_DC\_OFFSET0**

### **Table 59. Bit Descriptions for DAC\_DC\_OFFSET0**

![](_page_50_Picture_269.jpeg)

### <span id="page-50-5"></span>**DAC DC OFFSET 1 REGISTER**

**Address: 0x3C, Reset: 0x00, Name: DAC\_DC\_OFFSET1**

### **Table 60. Bit Descriptions for DAC\_DC\_OFFSET1**

![](_page_50_Picture_270.jpeg)

### <span id="page-51-0"></span>**DAC GAIN ADJ REGISTER**

**Address: 0x3F, Reset: 0x20, Name: DAC\_DIG\_GAIN**

![](_page_51_Picture_264.jpeg)

![](_page_51_Picture_265.jpeg)

### <span id="page-51-1"></span>**GAIN STEP CONTROL 0 REGISTER**

**Address: 0x41, Reset: 0x01, Name: GAIN\_STEP\_CTRL0**

![](_page_51_Picture_266.jpeg)

![](_page_51_Picture_267.jpeg)

### <span id="page-51-2"></span>**GAIN STEP CONTROL 1 REGISTER**

**Address: 0x42, Reset: 0x01, Name: GAIN\_STEP\_CTRL1**

![](_page_51_Picture_268.jpeg)

### **Table 63. Bit Descriptions for GAIN\_STEP\_CTRL1**

### <span id="page-51-3"></span>**TX ENABLE CONTROL REGISTER**

**Address: 0x43, Reset: 0x07, Name: TX\_ENABLE\_CTRL**

### <span id="page-51-4"></span>**Table 64. Bit Descriptions for TX\_ENABLE\_CTRL**

![](_page_51_Picture_269.jpeg)

### <span id="page-52-0"></span>**DAC OUTPUT CONTROL REGISTER**

**Address: 0x44, Reset: 0x8F, Name: DAC\_OUTPUT\_CTRL**

![](_page_52_Picture_203.jpeg)

![](_page_52_Picture_204.jpeg)

### <span id="page-52-1"></span>**DLL CELL ENABLE 0 REGISTER**

**Address: 0x5E, Reset: 0xFF, Name: ENABLE\_DLL\_DELAY\_CELL0** 

### **Table 66. Bit Descriptions for ENABLE\_DLL\_DELAY\_CELL0**

![](_page_52_Picture_205.jpeg)

### <span id="page-52-2"></span>**DLL CELL ENABLE 1 REGISTER**

**Address: 0x5F, Reset: 0x67, Name: ENABLE\_DLL\_DELAY\_CELL1** 

### **Table 67. Bit Descriptions for ENABLE\_DLL\_DELAY\_CELL1**

![](_page_52_Picture_206.jpeg)

### <span id="page-52-3"></span>**SED CONTROL REGISTER**

**Address: 0x60, Reset: 0x00, Name: SED\_CTRL**

![](_page_52_Picture_207.jpeg)

![](_page_52_Picture_208.jpeg)

### <span id="page-53-0"></span>**SED PATTERN S0 LOW BITS REGISTER**

**Address: 0x61, Reset: 0x00, Name: SED\_PATT\_L\_S0** 

### **Table 69. Bit Descriptions for SED\_PATT\_L\_S0**

![](_page_53_Picture_240.jpeg)

### <span id="page-53-1"></span>**SED PATTERN S0 HIGH BITS REGISTER**

**Address: 0x62, Reset: 0x00, Name: SED\_PATT\_H\_S0** 

### **Table 70. Bit Descriptions for SED\_PATT\_H\_S0**

![](_page_53_Picture_241.jpeg)

### <span id="page-53-2"></span>**SED PATTERN S1 LOW BITS REGISTER**

**Address: 0x63, Reset: 0x00, Name: SED\_PATT\_L\_S1** 

### **Table 71. Bit Descriptions for SED\_PATT\_L\_S1**

![](_page_53_Picture_242.jpeg)

### <span id="page-53-3"></span>**SED PATTERN S1 HIGH BITS REGISTER**

**Address: 0x64, Reset: 0x00, Name: SED\_PATT\_H\_S1** 

### **Table 72. Bit Descriptions for SED\_PATT\_H\_S1**

![](_page_53_Picture_243.jpeg)

### <span id="page-53-4"></span>**SED PATTERN S2 LOW BITS REGISTER**

**Address: 0x65, Reset: 0x00, Name: SED\_PATT\_L\_S2** 

### **Table 73. Bit Descriptions for SED\_PATT\_L\_S2**

![](_page_53_Picture_244.jpeg)

### <span id="page-53-5"></span>**SED PATTERN S2 HIGH BITS REGISTER**

**Address: 0x66, Reset: 0x00, Name: SED\_PATT\_H\_S2** 

### **Table 74. Bit Descriptions for SED\_PATT\_H\_S2**

![](_page_53_Picture_245.jpeg)

### <span id="page-53-6"></span>**SED PATTERN S3 LOW BITS REGISTER**

**Address: 0x67, Reset: 0x00, Name: SED\_PATT\_L\_S3** 

### **Table 75. Bit Descriptions for SED\_PATT\_L\_S3**

![](_page_53_Picture_246.jpeg)

### <span id="page-54-0"></span>**SED PATTERN S3 HIGH BITS REGISTER**

**Address: 0x68, Reset: 0x00, Name: SED\_PATT\_H\_S3** 

### **Table 76. Bit Descriptions for SED\_PATT\_H\_S3**

![](_page_54_Picture_209.jpeg)

### <span id="page-54-1"></span>**PARITY CONTROL REGISTER**

**Address: 0x6A, Reset: 0x00, Name: PARITY\_CTRL**

### **Table 77. Bit Descriptions for PARITY\_CTRL**

![](_page_54_Picture_210.jpeg)

### <span id="page-54-2"></span>**PARITY ERROR RISING EDGE REGISTER**

**Address: 0x6B, Reset: 0x00, Name: PARITY\_ERR\_RISING** 

### **Table 78. Bit Descriptions for PARITY\_ERR\_RISING**

![](_page_54_Picture_211.jpeg)

### <span id="page-54-3"></span>**PARITY ERROR FALLING EDGE REGISTER**

**Address: 0x6C, Reset: 0x00, Name: PARITY\_ERR\_FALLING**

### **Table 79. Bit Descriptions for PARITY\_ERR\_FALLING**

![](_page_54_Picture_212.jpeg)

### <span id="page-54-4"></span>**VERSION REGISTER**

**Address: 0x7F, Reset: 0x0B, Name: Version**

**Table 80. Bit Descriptions for Version** 

![](_page_54_Picture_213.jpeg)

# <span id="page-55-0"></span>PACKAGING AND ORDERING INFORMATION

## <span id="page-55-1"></span>**OUTLINE DIMENSIONS**

![](_page_55_Figure_4.jpeg)

### <span id="page-55-2"></span>**ORDERING GUIDE**

![](_page_55_Picture_269.jpeg)

<sup>1</sup> Z = RoHS Compliant Part.

**©2013–2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D11744-0-3/14(A)** 

![](_page_55_Picture_9.jpeg)

www.analog.com

Rev. A | Page 56 of 56