LP2950, LP2951, NCV2951

100 mA, Low Power Low Dropout Voltage Regulator

The LP2950 and LP2951 are micropower voltage regulators that are specifically designed to maintain proper regulation with an extremely low input−to−output voltage differential. These devices feature a very low quiescent bias current of 75 μA and are capable of supplying output currents in excess of 100 mA. Internal current and thermal limiting protection is provided.

The LP2951 has three additional features. The first is the $\overline{\text{Error}}$ Output that can be used to signal external circuitry of an out of regulation condition, or as a microprocessor power−on reset. The second feature allows the output voltage to be preset to 5.0 V, 3.3 V or 3.0 V output (depending on the version) or programmed from 1.25 V to 29 V. It consists of a pinned out resistor divider along with direct access to the Error Amplifier feedback input. The third feature is a Shutdown input that allows a logic level signal to turn−off or turn−on the regulator output.

Due to the low input−to−output voltage differential and bias current specifications, these devices are ideally suited for battery powered computer, consumer, and industrial equipment where an extension of useful battery life is desirable. The LP2950 is available in the three pin case 29 and DPAK packages, and the LP2951 is available in the eight pin dual−in−line, SOIC−8 and Micro8 surface mount packages. The 'A' suffix devices feature an initial output voltage tolerance ±0.5%.

Features

- Low Quiescent Bias Current of 75 μA
- Low Input−to−Output Voltage Differential of 50 mV at 100 μA and 380 mV at 100 mA
- 5.0 V, 3.3 V or 3.0 V ±0.5% Allows Use as a Regulator or Reference
- Extremely Tight Line and Load Regulation
- Requires Only a 1.0 μF Output Capacitor for Stability
- Internal Current and Thermal Limiting
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
- These Devices are Pb−Free and RoHS Compliant

LP2951 Additional Features

- $\overline{\text{Error}}$ Output Signals an Out of Regulation Condition
- Output Programmable from 1.25 V to 29 V
- Logic Level Shutdown Input

(See Following Page for Device Information.)

ON Semiconductor®

www.onsemi.com



STRAIGHT LEAD
BULK PACK



BENT LEAD
TAPE & REEL
AMMO PACK

TO−92
CASE 29

Pin: 1. Output
2. Ground
3. Input



DPAK
CASE 369C

PIN CONNECTIONS



Pin: 1. Input
2. Ground
3. Output

(Top View)

Heatsink surface (shown as terminal 4 in case outline drawing) is connected to Pin 2.

SOIC−8
CASE 751

PDIP−8
CASE 626



Micro8™
CASE 846A

PIN CONNECTIONS



(Top View)

ORDERING & MARKING INFORMATION

See detailed ordering and shipping information in the package dimensions section on pages 14 and 15 of this data sheet. See general marking information in the device marking section on page 17 of this data sheet.

DEVICE INFORMATION

Package	Output Voltage				Operating Ambient Temperature Range
	3.0 V	3.3 V	5.0 V	Adjustable	
TO−92 Suffix Z	LP2950CZ−3.0 LP2950ACZ−3.0	LP2950CZ−3.3 LP2950ACZ−3.3	LP2950CZ−5.0 LP2950ACZ−5.0	Not Available	T_A = −40° to +125°C
DPAK Suffix DT	LP2950CDT−3.0 LP2950ACDT−3.0	LP2950CDT−3.3 LP2950ACDT−3.3	LP2950CDT−5.0 LP2950ACDT−5.0	Not Available	T_A = −40° to +125°C
SOIC−8	−	NCV2951ACD−3.3R2	NCV2951ACDR2	NCV2951CDR2	T_A = −40° to +125°C
SOIC−8 Suffix D	LP2951CD−3.0 LP2951ACD−3.0	LP2951CD−3.3 LP2951ACD−3.3	LP2951CD LP2951ACD	LP2951CD LP2951ACD	T_A = −40° to +125°C
Micro8 Suffix DM	LP2951CDM−3.0 LP2951ACDM−3.0	LP2951CDM−3.3 LP2951ACDM−3.3	LP2951CDM LP2951ACDM	LP2951CDM LP2951ACDM	T_A = −40° to +125°C
DIP−8 Suffix N	LP2951CN−3.0 LP2951ACN−3.0	LP2951CN−3.3 LP2951ACN−3.3	LP2951CN LP2951ACN	LP2951CN LP2951ACN	T_A = −40° to +125°C

LP2950Cx−xx / LP2951Cxx−xx 1% Output Voltage Precision at T_A = 25°C
LP2950ACx−xx / LP2951ACxx−xx 0.5% Output Voltage Precision at T_A = 25°C





Figure 1. Representative Block Diagrams

MAXIMUM RATINGS (T_A = 25°C, unless otherwise noted.)

Rating	Symbol	Value	Unit
Input Voltage	V_{CC}	30	Vdc
Peak Transient Input Voltage (t < 300 ms)	V_{CC}	32	Vdc
Power Dissipation and Thermal Characteristics			
Maximum Power Dissipation	P_D	Internally Limited	W
Case 751(SOIC−8) D Suffix			
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$	180	°C/W
Thermal Resistance, Junction−to−Case	$R_{\theta JC}$	45	°C/W
Case 369A (DPAK) DT Suffix (Note 1)			
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$	92	°C/W
Thermal Resistance, Junction−to−Case	$R_{\theta JC}$	6.0	°C/W
Case 29 (TO−226AA/TO−92) Z Suffix			
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$	160	°C/W
Thermal Resistance, Junction−to−Case	$R_{\theta JC}$	83	°C/W
Case 626 N Suffix			
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$	105	°C/W
Case 846A (Micro8) DM Suffix			
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$	240	°C/W
Feedback Input Voltage	V_{fb}	−1.5 to +30	Vdc
Shutdown Input Voltage	V_{sd}	−0.3 to +30	Vdc
Error Comparator Output Voltage	V_{err}	−0.3 to +30	Vdc
Operating Ambient Temperature Range	T_A	−40 to +125	°C
Maximum Die Junction Temperature Range	T_J	+150	°C
Storage Temperature Range	T_{stg}	−65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

ELECTRICAL CHARACTERISTICS

(V_{in} = V_O + 1.0 V, I_O = 100 μA, C_O = 1.0 μF, T_A = 25°C [Note 3], unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Output Voltage, 5.0 V Versions	V_O				V
V_{in} = 6.0 V, I_O = 100 μA, T_A = 25°C					
LP2950C−5.0/LP2951C/NCV2951C*		4.950	5.000	5.050	
LP2950AC−5.0/LP2951AC/NCV2951AC*		4.975	5.000	5.025	
T_A = −40 to +125°C					
LP2950C−5.0/LP2951C/NCV2951C*		4.900	−	5.100	
LP2950AC−5.0/LP2951AC/NCV2951AC*		4.940	−	5.060	
V_{in} = 6.0 to 30 V, I_O = 100 μA to 100 mA, T_A = −40 to +125°C					
LP2950C−5.0/LP2951C/NCV2951C*		4.880	−	5.120	
LP2950AC−5.0/LP2951AC/NCV2951AC*		4.925	−	5.075	
Output Voltage, 3.3 V Versions	V_O				V
V_{in} = 4.3 V, I_O = 100 μA, T_A = 25°C					
LP2950C−3.3/LP2951C−3.3		3.267	3.300	3.333	
LP2950AC−3.3/LP2951AC−3.3/NCV2951AC−3.3*		3.284	3.300	3.317	
T_A = −40 to +125°C					
LP2950C−3.3/LP2951C−3.3		3.234	−	3.366	
LP2950AC−3.3/LP2951AC−3.3/NCV2951AC−3.3*		3.260	−	3.340	
V_{in} = 4.3 to 30 V, I_O = 100 μA to 100 mA, T_A = −40 to +125°C					
LP2950C−3.3/LP2951C−3.3		3.221	−	3.379	
LP2950AC−3.3/LP2951AC−3.3/NCV2951AC−3.3*		3.254	−	3.346	
Output Voltage, 3.0 V Versions	V_O				V
V_{in} = 4.0 V, I_O = 100 μA, T_A = 25°C					
LP2950C−3.0/LP2951C−3.0		2.970	3.000	3.030	
LP2950AC−3.0/LP2951AC−3.0		2.985	3.000	3.015	
T_A = −40 to +125°C					
LP2950C−3.0/LP2951C−3.0		2.940	−	3.060	
LP2950AC−3.0/LP2951AC−3.0		2.964	−	3.036	
V_{in} = 4.0 to 30 V, I_O = 100 μA to 100 mA, T_A = −40 to +125°C					
LP2950C−3.0/LP2951C−3.0		2.928	−	3.072	
LP2950AC−3.0/LP2951AC−3.0		2.958	−	3.042	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. The Junction−to−Ambient Thermal Resistance is determined by PCB copper area per Figure 29.
2. This device series contains ESD protection and exceeds the following tests:
   Human Body Model (HBM), 2000 V, Class 2, JESD22 A114−C
   Machine Model (MM), 200 V, Class B, JESD22 A115−A
   Charged Device Model (CDM), 2000 V, Class IV, JESD22 C101−C
3. Low duty pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
4. $V_{O(nom)}$ is the part number voltage option.
5. Noise tests on the LP2951 are made with a 0.01 μF capacitor connected across Pins 7 and 1.

*NCV prefix is for automotive and other applications requiring site and change control.

ELECTRICAL CHARACTERISTICS (continued)
(V_{in} = V_O + 1.0 V, I_O = 100 μA, C_O = 1.0 μF, T_A = 25°C [Note 8], unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
Line Regulation (V_{in} = $V_{O(nom)}$ +1.0 V to 30 V) (Note 9)	Reg_{line}				%
LP2950C−XX/LP2951C/LP2951C−XX/NCV2951C*		−	0.08	0.20	
LP2950AC−XX/LP2951AC/LP2951AC−XX/NCV2951AC*		−	0.04	0.10	
Load Regulation (I_O = 100 μA to 100 mA)	Reg_{load}				%
LP2950C−XX/LP2951C/LP2951C−XX/NCV2951C*		−	0.13	0.20	
LP2950AC−XX/LP2951AC/LP2951AC−XX/NCV2951AC*		−	0.05	0.10	
Dropout Voltage	$V_I - V_O$				mV
I_O = 100 μA		−	30	80	
I_O = 100 mA		−	350	450	
Supply Bias Current	I_{CC}				
I_O = 100 μA		−	93	120	μA
I_O = 100 mA		−	4.0	12	mA
Dropout Supply Bias Current (V_{in} = $V_{O(nom)}$ − 0.5 V, I_O = 100 μA) (Note 9)	$I_{CCdropout}$	−	110	170	μA
Current Limit (V_O Shorted to Ground)	I_{Limit}	−	220	300	mA
Thermal Regulation	$Reg_{thermal}$	−	0.05	0.20	%/W
Output Noise Voltage (10 Hz to 100 kHz) (Note 10)	V_n				μVrms
C_L = 1.0 μF		−	126	−	
C_L = 100 μF		−	56	−	
LP2951A/LP2951AC Only					
Reference Voltage (T_A = 25°C)	V_{ref}				V
LP2951C/LP2951C−XX/NCV2951C*		1.210	1.235	1.260	
LP2951AC/LP2951AC−XX/NCV2951AC*		1.220	1.235	1.250	
Reference Voltage (T_A = −40 to +125°C)	V_{ref}				V
LP2951C/LP2951C−XX/NCV2951C*		1.200	−	1.270	
LP2951AC/LP2951AC−XX/NCV2951AC*		1.200	−	1.260	
Reference Voltage (T_A = −40 to +125°C)	V_{ref}				V
I_O = 100 μA to 100 mA, V_{in} = 23 to 30 V					
LP2951C/LP2951C−XX/NCV2951C*		1.185	−	1.285	
LP2951AC/LP2951AC−XX/NCV2951AC*		1.190	−	1.270	
Feedback Pin Bias Current	I_{FB}	−	15	40	nA
Error Comparator					
Output Leakage Current (V_{OH} = 30 V)	I_{lkg}	−	0.01	1.0	μA
Output Low Voltage (V_{in} = 4.5 V, I_{OL} = 400 μA)	V_{OL}	−	150	250	mV
Upper Threshold Voltage (V_{in} = 6.0 V)	V_{thu}	40	45	−	mV
Lower Threshold Voltage (V_{in} = 6.0 V)	V_{thl}	−	60	95	mV
Hysteresis (V_{in} = 6.0 V)	V_{hy}	−	15	−	mV
Shutdown Input					
Input Logic Voltage	V_{shtdn}				V
Logic “0” (Regulator “On”)		0	−	0.7	
Logic “1” (Regulator “Off”)		2.0	−	30	
Shutdown Pin Input Current	I_{shtdn}				μA
V_{shtdn} = 2.4 V		−	35	50	
V_{shtdn} = 30 V		−	450	600	
Regulator Output Current in Shutdown Mode (V_{in} = 30 V, V_{shtdn} = 2.0 V, V_O = 0, Pin 6 Connected to Pin 7)	I_{off}	−	3.0	10	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. The Junction−to−Ambient Thermal Resistance is determined by PCB copper area per Figure 29.
7. ESD data available upon request.
8. Low duty pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
9. $V_{O(nom)}$ is the part number voltage option.
10. Noise tests on the LP2951 are made with a 0.01 μF capacitor connected across Pins 7 and 1.

*NCV prefix is for automotive and other applications requiring site and change control.

DEFINITIONS

Dropout Voltage − The input/output voltage differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output drops 100 mV below its nominal value (which is measured at 1.0 V differential), dropout voltage is affected by junction temperature, load current and minimum input supply requirements.

Line Regulation − The change in output voltage for a change in input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that average chip temperature is not significantly affected.

Load Regulation − The change in output voltage for a change in load current at constant chip temperature.

Maximum Power Dissipation − The maximum total device dissipation for which the regulator will operate within specifications.

Bias Current − Current which is used to operate the regulator chip and is not delivered to the load.

Output Noise Voltage − The RMS ac voltage at the output, with constant load and no input ripple, measured over a specified frequency range.

Leakage Current − Current drawn through a bipolar transistor collector−base junction, under a specified collector voltage, when the transistor is “off”.

Upper Threshold Voltage − Voltage applied to the comparator input terminal, below the reference voltage which is applied to the other comparator input terminal, which causes the comparator output to change state from a logic “0” to “1”.

Lower Threshold Voltage − Voltage applied to the comparator input terminal, below the reference voltage which is applied to the other comparator input terminal, which causes the comparator output to change state from a logic “1” to “0”.

Hysteresis − The difference between Lower Threshold voltage and Upper Threshold voltage.



Figure 2. Quiescent Current



Figure 3. 5.0 V Dropout Characteristics over Load



Figure 4. Output Voltage versus Temperature



Figure 5. 5.0 V Dropout Characteristics with R_L = 50 Ω



Figure 6. Input Current



Figure 7. Dropout Voltage versus Output Current



Figure 8. Dropout Voltage versus Temperature



Figure 9. Error Comparator Output



Figure 10. Line Transient Response



Figure 11. LP2951 Enable Transient



Figure 12. Load Transient Response



Figure 13. Ripple Rejection



Figure 14. Output Noise



Figure 15. Shutdown Threshold Voltage versus Temperature



Figure 16. Maximum Rated Output Current



Figure 17. Output Stability versus Output Capacitor Change

APPLICATIONS INFORMATION

Introduction

The LP2950/LP2951 regulators are designed with internal current limiting and thermal shutdown making them user−friendly. Typical application circuits for the LP2950 and LP2951 are shown in Figures 20 through 28.

These regulators are not internally compensated and thus require a 1.0 μF (or greater) capacitance between the LP2950/LP2951 output terminal and ground for stability. Most types of aluminum, tantalum or multilayer ceramic will perform adequately. Solid tantalums or appropriate multilayer ceramic capacitors are recommended for operation below 25°C.

At lower values of output current, less output capacitance is required for output stability. The capacitor can be reduced to 0.33 μF for currents less than 10 mA, or 0.1 μF for currents below 1.0 mA. Using the 8 pin versions at voltages less than 5.0 V operates the error amplifier at lower values of gain, so that more output capacitance is needed for stability. For the worst case operating condition of a 100 mA load at 1.23 V output (output Pin 1 connected to the feedback Pin 7) a minimum capacitance of 3.3 μF is recommended.

The LP2950 will remain stable and in regulation when operated with no output load. When setting the output voltage of the LP2951 with external resistors, the resistance values should be chosen to draw a minimum of 1.0 μA.

A bypass capacitor is recommended across the LP2950/LP2951 input to ground if more than 4 inches of wire connects the input to either a battery or power supply filter capacitor.

Input capacitance at the LP2951 Feedback Pin 7 can create a pole, causing instability if high value external resistors are used to set the output voltage. Adding a 100 pF capacitor between the Output Pin 1 and the Feedback Pin 7 and increasing the output filter capacitor to at least 3.3 μF will stabilize the feedback loop.

Error Detection Comparator

The comparator switches to a positive logic low whenever the LP2951 output voltage falls more than approximately 5.0% out of regulation. This value is the comparator's designed−in offset voltage of 60 mV divided by the 1.235 V internal reference. As shown in the representative block diagram. This trip level remains 5.0% below normal regardless of the value of regulated output voltage. For example, the error flag trip level is 4.75 V for a normal 5.0 V regulated output, or 9.50 V for a 10 V output voltage.

Figure 2 is a timing diagram which shows the $\overline{\text{ERROR}}$ signal and the regulated output voltage as the input voltage to the LP2951 is ramped up and down. The $\overline{\text{ERROR}}$ signal becomes valid (low) at about 1.3 V input. It goes high when the input reaches about 5.0 V (V_{out} exceeds about 4.75 V). Since the LP2951's dropout voltage is dependent upon the load current (refer to the curve in the Typical Performance Characteristics), the input voltage trip point will vary with load current. The output voltage trip point does not vary with load.

The error comparator output is an open collector which requires an external pullup resistor. This resistor may be returned to the output or some other voltage within the system. The resistance value should be chosen to be consistent with the 400 μA sink capability of the error comparator. A value between 100 kΩ and 1.0 MΩ is suggested. No pullup resistance is required if this output is unused.

When operated in the power down mode (V_{in} = 0 V), the error comparator output will go high if it has been pulled up to an external supply (the output transistor is in high impedance state). To avoid this invalid response, the error comparator output should be pulled up to V_{out} (see Figure 18).



Figure 18. $\overline{\text{ERROR}}$ Output Timing

Programming the Output Voltage (LP2951)

The LP2951CX may be pin−strapped for the nominal fixed output voltage using its internal voltage divider by tying Pin 1 (output) to Pin 2 (sense) and Pin 7 (feedback) to Pin 6 (5.0 V tap). Alternatively, it may be programmed for any output voltage between its 1.235 reference voltage and its 30 V maximum rating. An external pair of resistors is required, as shown in Figure 19.



Figure 19. Adjustable Regulator

The complete equation for the output voltage is:

$$V_{out} = V_{ref}(1 + R1/R2) + I_{FB} R1$$

where V_{ref} is the nominal 1.235 V reference voltage and I_{FB} is the feedback pin bias current, nominally −20 nA. The minimum recommended load current of 1.0 μA forces an upper limit of 1.2 MΩ on the value of R2, if the regulator must work with no load. I_{FB} will produce a 2% typical error in V_{out} which may be eliminated at room temperature by adjusting R1. For better accuracy, choosing R2 = 100 k reduces this error to 0.17% while increasing the resistor program current to 12 μA. Since the LP2951 typically draws 75 μA at no load with Pin 2 open circuited, the extra 12 μA of current drawn is often a worthwhile tradeoff for eliminating the need to set output voltage in test.

Output Noise

In many applications it is desirable to reduce the noise present at the output. Reducing the regulator bandwidth by increasing the size of the output capacitor is the only method for reducing noise on the 3 lead LP2950. However, increasing the capacitor from 1.0 μF to 220 μF only decreases the noise from 430 μV to 160 μVrms for a 100 kHz bandwidth at the 5.0 V output.

Noise can be reduced fourfold by a bypass capacitor across R1, since it reduces the high frequency gain from 4 to unity. Pick

$$C_{Bypass} \approx \frac{1}{2\pi R1 \times 200\ Hz}$$

or about 0.01 μF. When doing this, the output capacitor must be increased to 3.3 μF to maintain stability. These changes reduce the output noise from 430 μV to 126 μVrms for a 100 kHz bandwidth at 5.0 V output. With bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at higher output voltages.



Figure 20. 1.0 A Regulator with 1.2 V Dropout

TYPICAL APPLICATIONS



Figure 21. Lithium Ion Battery Cell Charger



Figure 22. Low Drift Current Sink



Error flag occurs when V_{in} is too low to maintain V_{out}, or if V_{out} is reduced by excessive load current.

Figure 23. Latch Off When Error Flag Occurs



Figure 24. 5.0 V Regulator with 2.5 V Sleep Function



All diodes are 1N4148.

Early Warning flag on low input voltage.

Main output latches off at lower input voltages.

Battery backup on auxiliary output.

Operation: Regulator #1's V_{out} is programmed one diode drop above 5.0 V. Its error flag becomes active when $V_{in} \leq 5.7$ V. When V_{in} drops below 5.3 V, the error flag of regulator #2 becomes active and via Q1 latches the main output "off". When V_{in} again exceeds 5.7 V, regulator #1 is back in regulation and the early warning signal rises, unlatching regulator #2 via D3.

Figure 25. Regulator with Early Warning and Auxiliary Output



$V_{out} = 1.25V\ (1.0 + R1/R2)$

For 5.0 V output, use internal resistors. Wire Pin 6 to 7, and wire Pin 2 to $+V_{out}$ Bus.

Figure 26. 2.0 A Low Dropout Regulator



Figure 27. Open Circuit Detector for 4.0 to 20 mA Current Loop



Figure 28. Low Battery Disconnect



Figure 29. DPAK Thermal Resistance and Maximum Power Dissipation versus PCB Copper Length

ORDERING INFORMATION (LP2950)

Part Number	Output Voltage (Volts)	Tolerance (%)	Package	Shipping†
LP2950CZ−3.0G	3.0	1.0	TO−92 (Pb−Free)	2000 Units / Bag
LP2950CZ−3.0RAG	3.0	1.0	TO−92 (Pb−Free)	2000 Units / Tape & Reel
LP2950ACZ−3.0G	3.0	0.5	TO−92 (Pb−Free)	2000 Units / Bag
LP2950ACZ−3.0RAG	3.0	0.5	TO−92 (Pb−Free)	2000 Units / Tape & Reel
LP2950CZ−3.3G	3.3	1.0	TO−92 (Pb−Free)	2000 Units / Bag
LP2950CZ−3.3RAG	3.3	1.0	TO−92 (Pb−Free)	2000 Units / Tape & Reel
LP2950ACZ−3.3G	3.3	0.5	TO−92 (Pb−Free)	2000 Units / Bag
LP2950ACZ−3.3RAG	3.3	0.5	TO−92 (Pb−Free)	2000 Units / Tape & Reel
LP2950CZ−5.0G	5.0	1.0	TO−92 (Pb−Free)	2000 Units / Bag
LP2950CZ−5.0RAG	5.0	1.0	TO−92 (Pb−Free)	2000 Units / Tape & Reel
LP2950CZ−5.0RPG	5.0	1.0	TO−92 (Pb−Free)	2000 Units / Ammo Pack
LP2950ACZ−5.0G	5.0	0.5	TO−92 (Pb−Free)	2000 Units / Bag
LP2950ACZ−5.0RAG	5.0	0.5	TO−92 (Pb−Free)	2000 Units / Tape & Reel
LP2950CDT−3.0G	3.0	1.0	DPAK (Pb−Free)	75 Units / Rail
LP2950CDT−3.0RKG	3.0	1.0	DPAK (Pb−Free)	2500 Units / Tape & Reel
LP2950ACDT−3.0G	3.0	0.5	DPAK (Pb−Free)	75 Units / Rail
LP2950ACDT−3RKG	3.0	0.5	DPAK (Pb−Free)	2500 Units / Tape & Reel
LP2950CDT−3.3G	3.3	1.0	DPAK (Pb−Free)	75 Units / Rail
LP2950CDT−3.3RKG	3.3	1.0	DPAK (Pb−Free)	2500 Units / Tape & Reel
LP2950ACDT−3.3RG	3.3	0.5	DPAK (Pb−Free)	2500 Units / Tape & Reel
LP2950CDT−5.0G	5.0	1.0	DPAK (Pb−Free)	75 Units / Rail
LP2950CDT−5.0RKG	5.0	1.0	DPAK (Pb−Free)	2500 Units / Tape & Reel
LP2950ACDT−5.0G	5.0	0.5	DPAK (Pb−Free)	75 Units / Rail
LP2950ACDT−5RKG	5.0	0.5	DPAK (Pb−Free)	2500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ORDERING INFORMATION (LP2951)

Part Number	Output Voltage (Volts)	Tolerance (%)	Package	Shipping†
LP2951CD−3.0G	3.0	1.0	SOIC−8 (Pb−Free)	98 Units / Rail
LP2951CD−3.0R2G	3.0	1.0	SOIC−8 (Pb−Free)	2500 Units / Tape & Reel
LP2951ACD−3.0G	3.0	0.5	SOIC−8 (Pb−Free)	98 Units / Rail
LP2951ACD−3.0R2G	3.0	0.5	SOIC−8 (Pb−Free)	2500 Units / Tape & Reel
LP2951CD−3.3G	3.3	1.0	SOIC−8 (Pb−Free)	98 Units / Rail
LP2951CD−3.3R2G	3.3	1.0	SOIC−8 (Pb−Free)	2500 Units / Tape & Reel
LP2951ACD−3.3G	3.3	0.5	SOIC−8 (Pb−Free)	98 Units / Rail
LP2951ACD−3.3R2G	3.3	0.5	SOIC−8 (Pb−Free)	2500 Units / Tape & Reel
LP2951CDG	5.0 or Adj.	1.0	SOIC−8 (Pb−Free)	98 Units / Rail
LP2951CDR2G	5.0 or Adj.	1.0	SOIC−8 (Pb−Free)	2500 Units / Tape & Reel
LP2951ACDG	5.0 or Adj.	0.5	SOIC−8 (Pb−Free)	98 Units / Rail
LP2951ACDR2G	5.0 or Adj.	0.5	SOIC−8 (Pb−Free)	2500 Units / Tape & Reel
LP2951CDM−3.0R2G	3.0	1.0	Micro8 (Pb−Free)	4000 Units / Tape & Reel
LP2951ACDM−3.0RG	3.0	0.5	Micro8 (Pb−Free)	4000 Units / Tape & Reel
LP2951CDM−3.3R2G	3.3	1.0	Micro8 (Pb−Free)	4000 Units / Tape & Reel
LP2951ACDM−3.3RG	3.3	0.5	Micro8 (Pb−Free)	4000 Units / Tape & Reel
LP2951CDMR2G	5.0 or Adj.	1.0	Micro8 (Pb−Free)	4000 Units / Tape & Reel
LP2951ACDMR2G	5.0 or Adj.	0.5	Micro8 (Pb−Free)	4000 Units / Tape & Reel
LP2951ACN−3.0G	3.0	0.5	PDIP−8 (Pb−Free)	50 Units / Rail
LP2951CN−3.3G	3.3	1.0	PDIP−8 (Pb−Free)	50 Units / Rail
LP2951ACN−3.3G	3.3	0.5	PDIP−8 (Pb−Free)	50 Units / Rail
LP2951CNG	5.0 or Adj.	1.0	PDIP−8 (Pb−Free)	50 Units / Rail
LP2951ACNG	5.0 or Adj.	0.5	PDIP−8 (Pb−Free)	50 Units / Rail

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ORDERING INFORMATION (NCV2951)

Part Number	Output Voltage (Volts)	Tolerance (%)	Package	Shipping†
NCV2951ACD3.3R2G*	3.3	0.5	SOIC−8 (Pb−Free)	2500 Units / Tape & Reel
NCV2951ACDR2G*	5.0 or Adj.	0.5	SOIC−8 (Pb−Free)	2500 Units / Tape & Reel
NCV2951CDR2G*	5.0 or Adj.	1.0	SOIC−8 (Pb−Free)	2500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable.

MARKING DIAGRAMS

TO−92
CASE 029



DPAK
CASE 369C



SOIC−8
CASE 751



PDIP−8
CASE 626



Micro8
CASE 846A



xx	= 3.0, 3.3, or 5.0
y	= 3 or 5
yy	= 30, 33, or 50
z	= A or C
A	= Assembly Location
WL, L	= Wafer Lot
YY, Y	= Year
WW, W	= Work Week
G	= Pb−Free Package
▪	= Pb−Free Package

(Note: Microdot may be in either location)

*This marking diagram also applies to NCV2951.

PACKAGE DIMENSIONS

TO−226AA/TO−92
Z SUFFIX
CASE 29−11
ISSUE AM



STRAIGHT LEAD
BULK PACK



SECTION X−X

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.175	0.205	4.45	5.20
B	0.170	0.210	4.32	5.33
C	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
H	0.095	0.105	2.42	2.66
J	0.015	0.020	0.39	0.50
K	0.500	---	12.70	---
L	0.250	---	6.35	---
N	0.080	0.105	2.04	2.66
P	---	0.100	---	2.54
R	0.115	---	2.93	---
V	0.135	---	3.43	---



BENT LEAD
TAPE & REEL
AMMO PACK



SECTION X−X

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	MILLIMETERS	
DIM	MIN	MAX
A	4.45	5.20
B	4.32	5.33
C	3.18	4.19
D	0.40	0.54
G	2.40	2.80
J	0.39	0.50
K	12.70	---
N	2.04	2.66
P	1.50	4.00
R	2.93	---
V	3.43	---

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE)
CASE 369C
ISSUE E



NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
7. OPTIONAL MOLD FEATURE.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
c	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
e	0.090 BSC		2.29 BSC	
H	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114 REF		2.90 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4	−−−	0.040	−−−	1.01
Z	0.155	−−−	3.93	−−−

SOLDERING FOOTPRINT*



SCALE 3:1 (mm / inches)

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOIC−8 NB
CASE 751−07
ISSUE AK



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW STANDARD IS 751−07.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT*



SCALE 6:1 (mm / inches)

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

PDIP−8
CASE 626−05
ISSUE N



NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS−3.
4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
6. DIMENSION E3 IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	----	0.210	---	5.33
A1	0.015	----	0.38	---
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060 TYP		1.52 TYP	
C	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005	----	0.13	---
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
e	0.100 BSC		2.54 BSC	
eB	----	0.430	---	10.92
L	0.115	0.150	2.92	3.81
M	----	10°	---	10°

PACKAGE DIMENSIONS

Micro8™
CASE 846A−02
ISSUE J



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. 846A−01 OBSOLETE, NEW STANDARD 846A−02.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
A	−−	−−	1.10	−−	−−	0.043
A1	0.05	0.08	0.15	0.002	0.003	0.006
b	0.25	0.33	0.40	0.010	0.013	0.016
c	0.13	0.18	0.23	0.005	0.007	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
E	2.90	3.00	3.10	0.114	0.118	0.122
e	0.65 BSC			0.026 BSC		
L	0.40	0.55	0.70	0.016	0.021	0.028
H_E	4.75	4.90	5.05	0.187	0.193	0.199

RECOMMENDED SOLDERING FOOTPRINT*



DIMENSION: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Micro8 is a trademark of International Rectifier.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

LP2950/D