

Low-Power Dual-Channel Logic-Level Translator

General Description

The MAX14595 is a dual-channel, bidirectional logic-level translator designed specifically for low power consumption making it suitable for portable and battery-powered equipment. Externally applied voltages, V_{CC} and V_L , set the logic levels on either side of the device. A logic signal present on the V_L side of the device appears as the same logic signal on the V_{CC} side of the device, and vice-versa.

The device is optimized for the I²C bus as well as the management data input/output (MDIO) bus where often high-speed, open-drain operation is required. When $\overline{\text{TS}}$ is high, the device allows the pullup to be connected to the I/O port that has the power. This allows continuous I²C operation on the powered side without any disruption while the level translation function is off.

The part is specified over the extended -40°C to +85°C temperature range, and is available in 8-bump WLP and 8-pin TDFN packages.

Applications

Portable and Battery-Powered Electronics Devices with I²C Communication Devices with MDIO Communication General Logic-Level Translation

Benefits and Features

- Meets Industry Standards


 - MDIO Open Drain Above 4MHz*
- Allows Greater Design Flexibility
 ♦ Down to 0.9V Operation on V_L Side
 ♦ Supports Above 8MHz Push-Pull Operation
- Ultra-Low Power Consumption
- Provides High Level of Integration
 - ♦ Pullup Resistor Enabled with One Side Power Supply when TS Is High
 - \diamond 12k Ω (max) Internal Pullup
 - \diamond Low Transmission Gate R_{ON}: 17 Ω (max)
- Saves Space
 - ♦ 8-Bump, 0.4mm Pitch, 0.8mm x 1.6mm WLP Package
 - ♦ 8-Pin, 2mm x 2mm TDFN Package

*Requires external pullups.

Ordering Information appears at end of data sheet.

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX14595.related.

Typical Operating Circuit



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Low-Power Dual-Channel Logic-Level Translator

ABSOLUTE MAXIMUM RATINGS

Voltages referenced to GND.

renagee reference a te en ter	
V_{CC} , V_L , \overline{TS}	0.5V to +6V
IOVL1, IOVL2	
Short-Circuit Duration IOVCC1. IOVC	,
	,
	(`ontinuouo

IOVL1, IOVL2 to GNDContinuous V_{CC}, IOVCC_ Maximum Continuous Current at +110°C100mA V_L IOVL_ Maximum Continuous Current at +110°C40mA

TS Maximum Continuous Current at +110°C	:70mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$))
TDFN (derate 6.2mW/°C above +70°C)	496mW
WLP (derate 11.8mW/°C above +70°C)	944mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (TDFN only, soldering, 1	0s)+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TDFN	WLP
Junction-to-Ambient Thermal Resistance (θ_{JA}) 162°C/W	Junction-to-Ambient Thermal Resistance (0 _{JA})85°C/W
Junction-to-Case Thermal Resistance (0JC)20°C/W	

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +1.65V \text{ to } +5.5V, V_L = +0.9V \text{ to min}(V_{CC} + 0.3V, +3.6V), T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3V, V_L = +1.2V, \text{ and } T_A = +25^{\circ}C.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
POWER SUPPLY						•
Dewer Currely Denge	VL		0.9		5.5	V
Power Supply Range	V _{CC}		1.65		5.5	
V _{CC} Supply Current	ICC	$IOVCC_ = V_{CC}, IOVL_ = V_L, \overline{TS} = V_{CC}$		7	15	μA
V _L Supply Current	١L	$IOVCC_{-} = V_{CC}, IOVL_{-} = V_{L}, \overline{TS} = V_{CC}$		3	6	μA
V Chutdown Supply Current	1	$\overline{TS} = GND$		0.4	1	
V _{CC} Shutdown Supply Current	ICC-SHDN	$\overline{\text{TS}} = \text{V}_{\text{CC}}, \text{V}_{\text{L}} = \text{GND}, \text{IOVCC}_{\text{=}} = \text{unconnected}$	0.9 5 1.65 5 7 1 3 0.4 0.4 0.4 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.1 0.3 1.1 0.3 7.6	1	- μΑ	
V. Chutdown Supply Current	1	$\overline{TS} = GND$		0.1	1	
V _L Shutdown Supply Current	'L-SHDN	L-SHDN $\overline{TS} = V_L, V_{CC} = GND, IOVL_ = unconnected$		0.1	1	- μΑ
IOVCC_, IOVL_ Three-State Leakage Current	I _{LEAK}	$T_A = +25^{\circ}C, \overline{TS} = GND$		0.1	1	μA
TS Input Leakage Current	I _{LEAK_TS}	$T_A = +25^{\circ}C$			1	μA
V _{CC} Shutdown Threshold	V _{TH_VCC}	$\overline{\text{TS}} = \text{V}_{\text{L}}, \text{V}_{\text{CC}}$ falling		0.8	1.35	V
V _L Shutdown Threshold	V _{TH_VL}	$\overline{\text{TS}} = \text{V}_{\text{CC}}, \text{V}_{\text{L}} \text{ falling}, \text{V}_{\text{L}} = 0.9 \text{V}$	0.25	0.6	0.86	V
V _L Above V _{CC} Shutdown Threshold	V _{TH_VL-VCC}	V_L rising above V_{CC} , V_{CC} = +1.65V	0.4	0.73	1.1	V
IOVL_Pullup Resistor	R _{VL_PU}	Inferred from V _{OHL} measurements	3	7.6	12	kΩ
IOVCC_Pullup Resistor	R _{VCC_PU}	Inferred from V _{OHC} measurements	3	7.6	12	kΩ
IOVL_ to IOVCC_ DC Resistance	RIOVL-IOVCC	Inferred from V _{OLx} measurements		6	17	Ω

Low-Power Dual-Channel Logic-Level Translator

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +1.65V \text{ to } +5.5V, V_L = +0.9V \text{ to min}(V_{CC} + 0.3V, +3.6V), T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3V, V_L = +1.2V, \text{ and } T_A = +25^{\circ}C.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
LOGIC LEVELS			- I			•
IOVL_ Input-Voltage High	V _{IHL}	IOVL_ rising, $V_L = +0.9V$, $V_{CC} = +1.65V$ (Note 4)	V _L - 0.2			V
IOVL_ Input-Voltage Low	VILL	IOVL_falling, V_L = +0.9V, V_{CC} = +1.65V (Note 4)			0.15	V
IOVCC_ Input-Voltage High	VIHC	IOVCC_ rising, V_L = +0.9V, V_{CC} = +1.65V (Note 4)	V _{CC} - 0.4			V
IOVCC_ Input-Voltage Low	V _{ILC}	IOVCC_ falling, $V_L = +0.9V$, $V_{CC} = +1.65V$ (Note 4)			0.2	V
TS Input-Voltage High	VIH	$\overline{\text{TS}}$ rising, V _L = +0.9V or +3.6V, V _{CC} > V _L	V _L - 0.15			V
TS Input-Voltage Low	VIL	$\overline{\text{TS}}$ falling, V _L = +0.9V or +3.6V, V _{CC} > V _L			0.2	V
IOVL_ Output-Voltage High	V _{OHL}	IOVL_ source current 20µA, $V_{IOVCC_} = V_L$ to V_{CC} ($V_{CC} \ge V_L$)	$0.7 \times V_L$			V
IOVL_ Output-Voltage Low	V _{OLL}	IOVL_ sink current 5mA, $V_{IOVCC} \le 0.05V$			0.2	V
IOVCC_Output-Voltage High	VOHC	IOVCC_ source current 20 μ A, V _{IOVL} = V _L	0.7 x V _{CC}			V
IOVCC_ Output-Voltage Low	V _{OLC}	IOVCC_ sink current 5mA, $V_{IOVL} \le 0.05V$			0.25	V
RISE/FALL TIME ACCELERAT	OR STAGE					
Accelerator Pulse Duration		$V_{L} = +0.9V, V_{CC} = +1.65V$	9	22	48	ns
IOVL_Output Accelerator		$V_{L} = +0.9V$, IOVL_ = GND, $V_{CC} = +1.65V$		26		
Source Impedance		$V_{L} = +3.3V$, IOVL_ = GND, $V_{CC} = +5V$	6.8		Ω	
IOVCC_ Output Accelerator		$V_{CC} = +1.65V$, IOVCC_ = GND		26		
Source Impedance		$V_{CC} = +5V, IOVCC_ = GND$		6.5		Ω
THERMAL PROTECTION						
Thermal Shutdown	T _{SHDN}			+150		°C
Thermal Hysteresis	T _{HYST}			10		°C

Low-Power Dual-Channel Logic-Level Translator

TIMING CHARACTERISTICS

 $(V_{CC} = +1.65V \text{ to } +5.5V, V_{L} = +0.9V \text{ to } +3.6V, V_{CC} \ge V_L, \overline{1S} = V_L, C_{VCC} = 1\mu\text{F}, C_{VL} = 0.1\mu\text{F}, C_{IOVL} \le 100\text{pF}, C_{IOVCC} \le 100\text{pF}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3V, V_L = +1.2V \text{ and } T_A = +25^{\circ}\text{C}.$ All timing is 10% to 90% for rise time and 90% to 10% for fall time.) (Note 5)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS	
Turn-On Time for Q1	t _{ON}	$V_{\overline{TS}} = 0V$ to V_{L} (see the <i>Block Diagram</i>)			160	400	μs	
		Push-pull driving, V _L = - (Figure 1)	+1.2V, V _{CC} = +3V		8	22		
IOVCC_ Rise Time	^t RCC	Open-drain driving, V _L = (Figure 2)	= +1.2V, V _{CC} = +3V		11	- ns		
	+	Push-pull driving, $V_L = -$ (Figure 1)	+1.2V, V _{CC} = +3V		5	15		
IOVCC_ Fall Time	^t FCC	Open-drain driving, V _L = (Figure 2)	= +1.2V, V _{CC} = +3V		6		- ns	
IOVL Rise Time	+	Push-pull driving, $V_L = -$ (Figure 3)	+1.2V, V _{CC} = +3V		4	13	- ns	
	t _{RL}	Open-drain driving, V _L = (Figure 4)	= +1.2V, V _{CC} = +3V		16			
IOVL_ Fall Time	+	Push-pull driving, $V_L = -$ (Figure 3)	+1.2V, V _{CC} = +3V		2.8	12		
	tFL	Open-drain driving, $V_L = +1.2V$, $V_{CC} = +1$			3.3		- ns	
Propagation Delay		Push-pull driving,	Rising		7.6	19		
(Driving IOVL_)	^t PD_LCC	$V_L = +1.2V, V_{CC} = +3V$ (Figure 1)	Falling		3	9	ns	
Propagation Delay		Push-pull driving,	Rising		3	5		
(Driving IOVCC_)	^t PD_CCL	$V_L = +1.2V, V_{CC} = +3V$ (Figure 3)	Falling		1.5	7	- ns	
Channel-to-Channel Skew	tSKEW	Input rise time/fall time < 6ns				1.5	ns	
Maximum Data Rate		Push-pull operation		8			MHz	
WIANITIUITI DALA NALE		Open-drain operation (N	lote 6)	4				

Note 2: All devices are 100% production tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range are guaranteed by design and not production tested.

Note 3: V_L must be less than or equal to V_{CC} during normal operation. However, V_L can be greater than V_{CC} during startup and shutdown conditions.

Note 4: V_{IHL} , V_{ILL} , V_{IHC} , and V_{ILC} are intended to define the range where the accelerator triggers.

Note 5: Guaranteed by design.

Note 6: External pullup resistors are required.

Low-Power Dual-Channel Logic-Level Translator




Figure 1. Push-Pull Driving IOVL_




Figure 2. Open-Drain Driving IOVL_




Figure 3. Push-Pull Driving IOVCC_





Figure 4. Open-Drain Driving IOVCC_


Low-Power Dual-Channel Logic-Level Translator



Typical Operating Characteristics


Maxim Integrated

Low-Power Dual-Channel Logic-Level Translator



Typical Operating Characteristics (continued)

Low-Power Dual-Channel Logic-Level Translator




Pin Configurations

Pin Description

BUM	P/PIN		FUNCTION		
WLP	TDFN	NAME	FUNCTION		
A1	1	VL	Logic Supply Voltage, +0.9V to min(V _{CC} + 0.3V, +3.6V). Bypass V _L to GND with a 0.1 μ F ceramic capacitor as close as possible to the device.		
A2	2	IOVL2	Input/Output 2. Reference to VL.		
A3	3	IOVL1	Input/Output 1. Reference to VL.		
A4	4	TS	Active Low Three-State Input. Drive \overline{TS} low to place the device in shutdown mode with high-impedance output and internal pullup resistors disconnected. Drive \overline{TS} high for normal operation.		
B1	8	V _{CC}	Power-Supply Voltage, +1.65V to +5.5V. Bypass V_{CC} to GND with a 1µF ceramic capacitor as close as possible to the device.		
B2	7	IOVCC2	Input/Output 2. Reference to V _{CC} .		
B3	6	IOVCC1	Input/Output 1. Reference to V _{CC} .		
B4	5	GND	Ground		

Low-Power Dual-Channel Logic-Level Translator

Block Diagram



Detailed Description

The MAX14595 is a dual-channel, bidirectional level trans-

lator. The device translates low voltage down to +0.9V on the V_L side to high voltage on the V_{CC} side and vice-versa. The device is optimized for open-drain and high-speed operation, such as I²C bus and MDIO bus.

The device has low on-resistance (17 Ω max), which is important for high-speed, open-drain operation. The device also features internal pullup resistors that are active when the corresponding power is on and $\overline{\text{TS}}$ is high.

Level Translation

For proper operation, ensure that +1.65V \leq V_{CC} \leq +5.5V, and +0.9V \leq V_L \leq V_{CC}. When power is supplied to V_L while V_{CC} is less than V_L, the device automatically disables logic-level translation function. Also, the device enters shutdown mode when $\overline{\text{TS}}$ = GND.

High-Speed Operation

The device meets the requirements of high-speed I²C and MDIO open-drain operation. The maximum data rate is at least 4MHz for open-drain operation with the total bus capacitance equal to or less than 100pF.

Three-State Input \overline{TS}

The device features a three-state input that can put the device into high-impedance mode. When \overline{TS} is low, IOVCC_ and IOVL_ are all high impedance and the internal pullup resistors are disconnected. When \overline{TS} is high, the internal pullup resistors are connected when the corresponding power is in regulation, and the resistors are disconnected at the side that has no power on. In many portable applications, one supply is turned off but the other side is still operating and requires the pullup resistors to be present. This feature eliminates the need for external pullup resistors. The level translation function is off until both power supplies are in range.

Thermal-Shutdown Protection

The device features thermal-shutdown protection to protect the part from overheating. The device enters thermal shutdown when the junction temperature exceeds +150°C (typ), and the device is back to normal operation again after the temperature drops by approximately 10°C (typ). When the device is in thermal shutdown, the level translator is disabled.

Low-Power Dual-Channel Logic-Level Translator

Ordering Information

PART	TOP MARK	PIN-PACKAGE
MAX14595ETA+T	BNT	8 TDFN
MAX14595EWA+T	AAE	8 WLP

Note: All devices are specified over -40°C to +85°C operating temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
8 TDFN	T822CN+1	<u>21-0487</u>	<u>90-0349</u>
8 WLP	W80A1+1	<u>21-0555</u>	Refer to Application Note 1891

Low-Power Dual-Channel Logic-Level Translator

Revision History

EVISION	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/11	Initial release	—



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

© 2011 Maxim Integrated Products, Inc.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.