



The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix “MB”. However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix “CY”.

#### **How to Check the Ordering Part Number**

1. Go to [www.cypress.com/pcn](http://www.cypress.com/pcn).
2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
3. Click the corresponding title from the search results.
4. Download the Affected Parts List file, which has details of all changes

#### **For More Information**

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to [www.cypress.com](http://www.cypress.com).

## General Description

MB9DF125 series is based on Cypress's advanced ARM architecture (32-bit with instruction pipeline for RISC-like performance). Improvements compared to the previous generation include significantly improved performance at higher frequency, reduced power consumption and faster start-up time.

For highest processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 128 MHz operation frequency from an external resonator.

Note: ARM, Cortex, Thumb and CoreSight are the trademarks of ARM Limited in the EU and other countries.

## Features

### High-Performance/High Memory Content

- ARM Cortex R4, 8KB D-Cache, 8KB I-Cache
- 32-Bit ARMv7 architecture
- 205 DMIPS
- 1MB Internal Flash
- 48KB Internal EFlash (Data Flash)
- 128KB Internal RAM with ECC

### Connectivity

- 2x CAN, 2 x LIN-USART, 3 x SPI, 1 x I2C, 2 x I2S
- Up to six Stepper Motor Control (SMC) outputs
- HS-SPI (memory mapped access)

### Safety Features/Security Features

- Multiple Memory Production Units (MPU)
- Peripheral Protection Units (PPU)
- Timing Protection Unit (TPU)
- Cyclic Redundancy Checks (CRC of Flash, Cache and RAM)
- Watchdog
- Flash-, Debug- and Test-Security
- Secure Hardware Extension (SHE)
  - Self-contained secure area
  - Random Number generator
  - Secure repository for cryptographic keys
  - AES encryption/decryption block

### Other Features

- Up/Down Counters
- Programmable Pulse Generators
- Analog-to-Digital Converters - 50 channels
- Sound Generator
- Free Running/Reload Timers
- Real Time Clock (RTC)
- Input Capture Units, Output Compare units
- 32 external Interrupts

### Low Power

- Switchable Power Domains
- 16KB Retention RAM
- Flexible Clock Control
- Debugging/Testing
- ARM Coresight Debug and Trace
- Debugging via JTAG Interface
- Boundary Scan

### Characteristics


- 5V capable IOs
- Ta: -40 °C to +105 °C
- Package: LQFP-176

### Applications

- Classical Automotive Instruments Cluster with pointers
- Vehicle Controller for Virtual Cluster and Head Units in cards

**Errata:** For information on silicon errata, see "Errata" on page 395. Details include trigger conditions, devices affected, and proposed workaround.

### Block Diagram



### Power Domain

Power Domain	Modules
PD1	Clockgroup (Osc, PLL, CSV), Controlgroup (EIC, NMI, RTC, SYSC, WDG, TPU, IRQ Control, Power Control)
PD2	Peripheral bus 0 (ADC, FRT, ICU, OCU, USART, I2C, SMC, PPG), Peripheral bus 1 (SG, CAN, USART, FRT, ICU, OCU, PPG), Peripheral bus 3 (RLT, UDC, GPIO, PPU), Peripheral bus 4 (SPI, I2S), On-Chip Debug, Trace, SRAM, CRC
PD3	Cortex R4, SHE, MPU, I-Cache, D-Cache, TCM, TCFFlash, EEFlash, TPU, BootROM, HS-SPI, EBI
PD4	RetRAM

**Contents**

<b>MB9DF125 Features</b> .....	<b>4</b>	<b>Handling Devices</b> .....	<b>390</b>
Resource Distribution for Non-modulated Clock .....	16	Preventing Latch-up .....	390
Lock/Unlock Values for Protection Units .....	16	Handling of Unused Input Pins.....	390
ID-Values for Module Identification Registers .....	17	Power Supply Pins .....	390
<b>Package and Pin Assignment</b> .....	<b>18</b>	Power on Sequence .....	390
Package .....	18	Pin State During Active External Reset.....	391
I/O Pins and Functions .....	26	Crystal Oscillator Circuit.....	391
I/O Pin Types.....	68	Notes on Using External Clock.....	392
IO Circuit Types.....	74	Unused Sub Clock Signal.....	392
Package .....	79	<b>Errata</b> .....	<b>393</b>
<b>Interrupt / DMA</b> .....	<b>81</b>	<b>Ordering Information</b> .....	<b>409</b>
NMI .....	91	<b>Appendix</b> .....	<b>410</b>
DMA Overview .....	92	Workaround for IRQ Unit Register	
PPU .....	97	Read Timing Issue .....	410
Master ID .....	98	Workaround for Flash Erase Suspend	
<b>I/O Map</b> .....	<b>99</b>	Internal .....	417
<b>Electrical Characteristics</b> .....	<b>340</b>	Workaround for IUNIT Interrupt Handling	
Absolute Maximum Ratings.....	340	Problem .....	418
Recommended Operating Conditions .....	343	Limitation Details Undefined Port Pin State	
DC Characteristics .....	344	while Core Supply (VDD) is Unavailable .....	419
AC Characteristics .....	351	Multiple Analog Switches of SMC Port Pins	
Analog Digital Converter .....	371	in Conducting State .....	420
FLASH Memory Program/Erase Characteristics.....	373	<b>Document History Page</b> .....	<b>422</b>
RC Oscillator Frequency .....	374	<b>Sales, Solutions, and Legal Information</b> .....	<b>424</b>
<b>Procedures</b> .....	<b>376</b>	Worldwide Sales and Design Support.....	424
Boundary Scan.....	376	Products .....	424
Flash Parallel Programming .....	378	PSoC® Solutions .....	424
Debug and Trace.....	388	Cypress Developer Community.....	424
		Technical Support .....	424

**MB9DF125 Features**
**Table 1. Overview**

Feature	ATLAS-L / QFP-176	ATLAS-L / QFP-240
Max. Core frequency	128 MHz	128 MHz
DMA	8 channels	8 channels
TCFlash	1 MB	1 MB
EEFlash	48 KB	48 KB
AXI RAM (with ECC)	48 KB	48 KB
TCM RAM (with ECC)	64 KB	64 KB
RetRAM	16 KB	16 KB
Core has 4-way-associative cache	I/D each 8KB	I/D each 8KB
SHE	yes	yes
Boot-ROM	16 KB	16 KB
IRQ Ctrl	256	256
RTC (with auto calibration)	1 channel	1 channel
Source clock timer	4	4
RLT (Reload Timer) (32 bit)	10 channels	10 channels
FRT	8 channels	8 channels
ICU	8 channels	8 channels
OCU	8 channels	8 channels
PPG	24 channels	24 channels
SG (Sound Generator)	1 channel	1 channel
UDC (UpDown Counter)	2 channels	2 channels
CAN	2 channels	2 channels
USART (LIN-USART)	2 channels	2 channels
SPI	3 channels	3 channels
I2C	1 channel	1 channel
I2S	2 channels	2 channels
Quad - SPI	1 channel	1 channel
External bus	24-bit address/16-bit data	24-bit address/16-bit data
EIC (External Interrupts)	32 channels	32 channels
NMI (intern / extern)	32/1	32/1
SMC	6 channels	6 channels
ADC (10-bit)	50 channels (including 24 channels shared with SMC)	50 channels (including 24 channels shared with SMC)
Debug Trace	Standard 5-pin JTAG interface 4-bit and 8-bit trace data shared with re- sources.	Standard 5-pin JTAG interface 4-bit, 8-bit and 16-bit trace data with dedicated trace pins
CRC	1 channel	1 channel
Package	QFP-176	QFP-240

**Table 2. Features**

Feature	Description
Technology	<ul style="list-style-type: none"> <li>■ 90nm CMOS with embedded flash</li> </ul>
Processor Subsystem	<ul style="list-style-type: none"> <li>■ Cortex R4 CPU core</li> <li>■ 32-bit ARM architecture, dual-issue superscalar eight stage pipeline</li> <li>■ ARMv7 and Thumb-2 instruction set compliant</li> <li>■ Memory Protection Unit (MPU) with 12 regions</li> <li>■ Two Tightly Coupled Memory (TCM) ports. 64-bit AXI slave port for access to TCMs</li> <li>■ 64-bit AXI master port</li> <li>■ Vectored Interrupt Controller (VIC) port for faster interrupt processing</li> <li>■ Single error correction, double error detection (SECDED) Error Correction Coding (ECC) for memory error detection and correction</li> <li>■ Instruction cache: 8KB 4-way set-associative</li> <li>■ Data cache: 8KB 4-way set-associative</li> <li>■ Up to 8 break-points and 8 watchpoints</li> </ul>
Debug and Trace	<ul style="list-style-type: none"> <li>■ ARM Coresight technology</li> <li>■ Standard 5-pin JTAG interface</li> <li>■ 4-bit, 8-bit and 16-bit trace data width supported depending on package</li> <li>■ Secure entry supported for debugger</li> </ul>
Clocks	<ul style="list-style-type: none"> <li>■ External main clock of 4MHz (up to 8MHz under evaluation)</li> <li>■ External sub clock (typical 32.768 kHz)</li> <li>■ Embedded RC oscillator (typical 8/12 MHz, configurable)</li> <li>■ Embedded Slow RC oscillator (typical 100 kHz)</li> <li>■ On-chip Phase Locked Loop (PLL) clock multiplier for main clock, Spread Spectrum Clock Generation (SSCG)</li> <li>■ Stabilization timers for all source clocks</li> </ul>
Clock Supervisor	<ul style="list-style-type: none"> <li>■ Clock supervision for all source clocks and PLL outputs</li> <li>■ Reset generation for out-of-bound clock frequencies on input source clocks, or PLL output clocks</li> </ul>
Resets	<ul style="list-style-type: none"> <li>■ External Reset</li> <li>■ Software triggered hard reset</li> <li>■ Clock supervision resets</li> <li>■ Watchdog</li> <li>■ Low Voltage Detection reset</li> <li>■ Software reset</li> </ul>

**Table 2. Features (Continued)**

Feature	Description
Watchdog Timer	<ul style="list-style-type: none"> <li>■ 32-bit counter</li> <li>■ Supports selection of four clock sources (Main clock, Sub clock, RC clock or Slow RC clock)</li> <li>■ Support for window watchdog functionality</li> <li>■ Reset or NMI generation support on watchdog errors</li> <li>■ Support for preemptive warning interrupt before watchdog reset or NMI generation</li> <li>■ Additional safety provision through three times redundancy and error correction logic for important configuration bits</li> <li>■ Option to halt watchdog counter in case of core reaching break-point</li> </ul>
DMA	<ul style="list-style-type: none"> <li>■ 64-bit AHB Master Interface</li> <li>■ 32-bit AHB Slave Interface</li> <li>■ Block, burst and demand transfer modes</li> <li>■ Fixed and incremental addressing for source as well as destination</li> <li>■ 132 clients</li> <li>■ 8 channels to handle independent data flows</li> <li>■ Fixed priority, dynamic priority, and round robin arbitration</li> </ul>
Interrupts	<ul style="list-style-type: none"> <li>■ Interrupt Request (IRQ) and Fast Interrupt Request (FIQ) capability</li> <li>■ NMI sources can generate FIQ</li> <li>■ Supports 32 Non Maskable Interrupt (NMI) source for FIQ generation</li> <li>■ Supports 512 Normal Interrupt sources for IRQ generation</li> <li>■ Supports request for low power mode entry</li> <li>■ Programmable 32-level priority controller for normal IRQ sources. Also, supports programmable priority level masking</li> <li>■ Programmable 16-level priority controller for NMI interrupt sources</li> <li>■ Software interrupt generation</li> <li>■ Privileged mode support for restricted access</li> </ul>
External Interrupts	<ul style="list-style-type: none"> <li>■ Up to 32 pins can be used as external interrupts</li> <li>■ Optional 25ns (typical) noise filters on all lines</li> <li>■ DMA support</li> <li>■ NMI support</li> <li>■ Five polarity support ('H', 'L', rising edge, falling edge, and, any edge)</li> <li>■ Event capture support for all 32 external interrupt pins</li> <li>■ Software enabled monitoring of external events, with sampling frequency of 500Hz to 16MHz</li> </ul>
Timing Protection	<ul style="list-style-type: none"> <li>■ Up to eight identical 24-bit timers for execution time protection, locking time protection, inter-arrival time protection or deadline protection</li> <li>■ Normal and overflow mode support</li> <li>■ Global linear prescaler (1 to 64) to scale down clock frequency</li> <li>■ Additional, individual timer prescaler to support 4 different software programmable frequencies (1, 1/2, 1/4, and 1/16)</li> <li>■ Start, stop, and continue options per timer controllable by software</li> </ul>

**Table 2. Features (Continued)**

Feature	Description
Memory Protection	<ul style="list-style-type: none"> <li>■ Memory protection unit for all bus masters</li> <li>■ AXI interface support</li> <li>■ 8 programmable memory regions, and one background region which covers entire 4GB address space</li> <li>■ Unauthorized access generates NMI</li> </ul>
Peripheral Protection	<ul style="list-style-type: none"> <li>■ Protection to all peripherals and General Purpose IOs (GPIO)</li> <li>■ Individual protection setting for up to 512 peripherals, and 512 GPIO channels</li> <li>■ DMA access support for faster register configuration</li> </ul>
CAN	<ul style="list-style-type: none"> <li>■ Supports CAN protocol version 2.0 part A and B</li> <li>■ Bit rates up to 1 Mbps</li> <li>■ 64 message objects</li> <li>■ Each message object has its own identifier mask</li> <li>■ Programmable FIFO mode (concatenation of message objects)</li> <li>■ Maskable interrupt</li> <li>■ Disabled automatic retransmission mode for time triggered CAN applications</li> <li>■ Programmable loop-back mode for self-test operation</li> </ul>
USART/LIN	<ul style="list-style-type: none"> <li>■ Programmable LIN or USART function</li> <li>■ Full-duplex support</li> <li>■ Clock synchronous (start-stop synchronization and start-stop-bit option), and Clock asynchronous (using start-, stop-bits) transfer modes</li> <li>■ Dedicated baud rate generator. Mechanism for automatic baud rate adjust available in LIN mode</li> <li>■ Support for data length of 7-bits (not in synchronous or LIN mode) and 8-bits</li> <li>■ Support for signal modes Non-Return to Zero (NRZ) and Non-Return to Zero Inverted (NRZI)</li> <li>■ Reception error detection for framing, overrun, parity, checksum, sync field timeout, and frame-ID (only in LIN mode) errors</li> <li>■ Interrupt capability for transmission, reception, and errors</li> <li>■ DMA support</li> </ul>
I2C	<ul style="list-style-type: none"> <li>■ Master/slave transmitting and receiving functions</li> <li>■ 7-bit addressing as master and slave</li> <li>■ 10-bit addressing as master and slave</li> <li>■ Acknowledge disable option upon slave address reception (master-only operation)</li> <li>■ Address mirroring to give interface several slave addresses</li> <li>■ Up to 400 kbit transfer rate</li> <li>■ Optional noise filters for SDA and SCL</li> <li>■ Interrupt capability on transmission and bus error events</li> </ul>
Stepper Motor Control	<ul style="list-style-type: none"> <li>■ PWM duty cycle programmable from 0% to 100%</li> <li>■ Programmable setting to select 'L', 'H', 'PWM' and 'HighZ' output</li> <li>■ High current output pins</li> </ul>



**Table 2. Features (Continued)**

Feature	Description
A/D Converter	<ul style="list-style-type: none"> <li>■ 50 channels</li> <li>■ Conversion time: 1us per channel</li> <li>■ RC type Successive Approximation (SAR) with sample and hold circuit</li> <li>■ 10-bit or 8-bit resolution</li> <li>■ Program selection analog input from 32 channels</li> <li>■ Single conversion, continuous conversion, and scan conversion options</li> <li>■ Interrupt capability</li> <li>■ DMA support</li> <li>■ 4 range comparator channels for comparing conversion output with thresholds</li> </ul>
I2S	<ul style="list-style-type: none"> <li>■ Programmable master/slave operations</li> <li>■ Supports transmission only, reception only and simultaneous transmission/reception operations</li> <li>■ Support for 1 sub frame and 2 sub frame constructions</li> <li>■ Up to 32 channels supported in each sub frame</li> <li>■ Support for individual configuration of channel number, channel length, word length in each sub frame</li> <li>■ Word length support from 7-bits to 32-bits</li> <li>■ Programmable frequency, polarity, and phase of frame synchronous signal</li> <li>■ Programmable sampling point of received data (center or at the end of received data)</li> <li>■ Support for frequency division from 1 to 126 in multiples of 2</li> <li>■ DMA support</li> <li>■ Interrupt capability</li> </ul>
Sound Generator	<ul style="list-style-type: none"> <li>■ Produces sound/melody with varying frequency and amplitude</li> <li>■ Square wave sound output with frequency of 100Hz – 6kHz (resolution 20Hz)</li> <li>■ Programmable Pulse Width Modulated (PWM) cycle width of 255 or 511 clocks. PWM duty cycle programmable from 0% to 100%</li> <li>■ Two 2-bit prescaler with programmable clock division of 1, 1/2, 1/3, and 1/4</li> <li>■ Automatic linear or exponential amplitude increment or decrement</li> <li>■ Start, stop, resume functionality</li> <li>■ DMA support</li> <li>■ Automatic sound output stop when amplitude becomes 0</li> </ul>
Up Down Counter	<ul style="list-style-type: none"> <li>■ 16-bit</li> <li>■ Three count modes (timer mode, up/down count mode, and phase difference count mode) supported</li> <li>■ Multiply by 2 or multiply by 4 in phase difference count mode</li> <li>■ Count source can be internal clock or external trigger</li> <li>■ Counting range: any value between 0 and <math>2^{32}-1</math> can be set</li> <li>■ 4 interrupt options (Compare-match interrupt, Underflow interrupt, Overflow interrupt, and Count direction change interrupt)</li> </ul>

**Table 2. Features (Continued)**

Feature	Description
Reload Timers	<ul style="list-style-type: none"> <li>■ 32-bit reload counter</li> <li>■ External and Internal clock/event source</li> <li>■ Trigger signal programmable as rising/falling edge or both</li> <li>■ Gated count function</li> <li>■ One-shot or reload counter mode</li> <li>■ Counter state can be made visible at external pin</li> <li>■ Prescaler with six different settings for the internal clock and two settings for the external clock</li> <li>■ Several Reload Timers can be cascaded to form a longer Reload Timer</li> <li>■ DMA support</li> </ul>
Free Running Timers	<ul style="list-style-type: none"> <li>■ Signals an interrupt on overflow, match with Compare registers, zero-detection, or match with Compare Clear Register</li> <li>■ Option to mask zero detection, compare clear match interrupt, or both to allow for interrupt generation only after multiple events</li> <li>■ Programmable timer period up to 1 sec</li> <li>■ Support for 11 counter clocks. Prescaler with 1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/512, and 1/1024 of peripheral clock frequency</li> <li>■ DMA support</li> </ul>
Input Capture Units	<ul style="list-style-type: none"> <li>■ Consists of 2 independent input channels</li> <li>■ 16-bit wide capture registers per channel</li> <li>■ Signals an interrupt upon external event</li> <li>■ Rising edge, falling edge or rising &amp; falling edge sensitive</li> <li>■ DMA support</li> </ul>
Output Compare Units	<ul style="list-style-type: none"> <li>■ Consists of 2 independent channels</li> <li>■ 16-bit wide</li> <li>■ Signals an interrupt when a match with 16-bit I/O Timer occurs</li> <li>■ A pair of compare registers can be used to generate an output signal</li> <li>■ Interrupt capability</li> </ul>
Programmable Pulse Generator	<ul style="list-style-type: none"> <li>■ 16-bit down counter, cycle and duty setting registers</li> <li>■ Interrupt at trigger, counter borrow and/or duty match</li> <li>■ PWM operation and one-shot operation</li> <li>■ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock and Reload timer underflow as clock input</li> <li>■ Can be triggered by software or reload timer</li> </ul>

**Table 2. Features (Continued)**

Feature	Description
Real Time Clock	<ul style="list-style-type: none"> <li>■ Can be clocked from main clock, sub clock or RC clock</li> <li>■ Automatic calibration support even when device is in low power state</li> <li>■ Interrupt capability on half-second, 1 second, 1 minute, 1 hour, and 1 day duration</li> <li>■ Additional capability for interrupt generation on calibration failure detection and calibration done event</li> <li>■ Auto calibration of Sub clock or RC clock with respect to Main clock</li> <li>■ Separate clock selector for calibration</li> <li>■ Configurable calibration duration</li> <li>■ Auto/manual trigger for calibration</li> </ul>
Internal Memories- TC-MRAM	<ul style="list-style-type: none"> <li>■ 64 KB</li> <li>■ 64-bit interface</li> <li>■ Single error correction, double error detection (SECEDED) ECC support</li> </ul>
Internal Memories- System RAM	<ul style="list-style-type: none"> <li>■ 64-bit AXI interface</li> <li>■ 48 KB</li> <li>■ Single error correction, double error detection (SECEDED) ECC support</li> <li>■ Parallel read/write capability for 2 different banks</li> </ul>
Internal Memories- Retention RAM	<ul style="list-style-type: none"> <li>■ 16 KB</li> <li>■ 4 banks</li> <li>■ 32-bit AHB</li> <li>■ Low leakage RAMs for low power consumption</li> </ul>
Tightly Coupled Flash Memory	<ul style="list-style-type: none"> <li>■ 1 MB</li> <li>■ Parallel Programming support</li> <li>■ Mapped to TCM address space as well as Cacheable address space through AXI interface</li> <li>■ Single error correction, double error detection (SECEDED) ECC support</li> <li>■ TCM address space supports only read access</li> <li>■ Cacheable AXI address space supports write and read access</li> <li>■ Detection of hang-up 1 state</li> <li>■ 16 large sectors of 64KB each</li> <li>■ 8 small sectors of 8KB each</li> <li>■ Sector-wise access protection for write and read accesses</li> </ul>
EEPROM Emulation Flash Memory	<ul style="list-style-type: none"> <li>■ 48 KB</li> <li>■ Single error correction, double error detection (SECEDED) ECC support</li> <li>■ Support for sector erase</li> <li>■ EEPROM emulation mode support</li> <li>■ Support for mirroring of memory in 3 diverse memory-mapped regions</li> <li>■ 6 sectors of 8KB each</li> <li>■ Sector-wise access protection for write and read accesses</li> </ul>

**Table 2. Features (Continued)**

Feature	Description
Quad SPI	<ul style="list-style-type: none"> <li>■ Supports legacy as well as the dual-bit and quad-bit modes of SPI operation</li> <li>■ Supports up to four slave devices in master mode</li> <li>■ Programmable transfer rate, active-level of slave-select signal, polarity, and phase of the serial clock per slave select</li> <li>■ Support for memory mapped operation of external serial flash and serial SRAM devices in command sequencer mode</li> <li>■ Additional direct mode support for standard SPI operation through FIFO interface</li> </ul>
Error Collection	<ul style="list-style-type: none"> <li>■ Error collection on all peripherals</li> <li>■ Optional Non-Maskable Interrupt (NMI) generation capability</li> </ul>
Low Voltage Detect	<ul style="list-style-type: none"> <li>■ Low voltage detection for 5V, 3.3V, and 1.2V</li> <li>■ Programmable thresholds</li> <li>■ Reset generation capability on low voltage events</li> </ul>
I/O Ports	<ul style="list-style-type: none"> <li>■ All functional pins can be used as GPIO</li> <li>■ Programmable analog or digital functionality selection</li> <li>■ Programmable input levels (Automotive, CMOS, and TTL)</li> <li>■ Programmable pull-up/pull-down and output drive</li> </ul>
EBI	<ul style="list-style-type: none"> <li>■ Endianness configuration support for all SRAM interfaces based on chip select</li> <li>■ PPU Protection for EBI Configuration register range</li> <li>■ Only 32-bit write access support supported by EBI Configuration registers</li> <li>■ Lock/Unlock register for write protection for EBI Configuration registers</li> </ul>
SHE	<ul style="list-style-type: none"> <li>■ Implements all commands defined by the functional specification of SHE (chapter 7)</li> <li>■ Provides AES-128 encryption and decryption operations</li> <li>■ Electronic cipher book (ECB) and cipher block chaining (CBC) modes</li> <li>■ Supports generation of the cipher-based message authentication code (CMAC)</li> <li>■ Implements Miyaguchi-Preneel compression function.</li> <li>■ Provides random number generation function</li> <li>■ Supports secure booting</li> <li>■ Measurement during / before application start-up</li> <li>■ Secure boot mode, start address and length of the bootloader are configurable by the user</li> <li>■ Secure key storage implemented in EEFLASH</li> </ul>
CRC	<ul style="list-style-type: none"> <li>■ Programmable 8, 16, 24 or 32 bit input data width</li> <li>■ Programmable polynomial value (Polynomial degree from 2 to 32)</li> <li>■ Programmable initial seed value</li> <li>■ Programmable final checksum XOR value</li> <li>■ Interrupt and DMA trigger capability</li> <li>■ Configurable input/output bit reflection and byte swapping</li> <li>■ Supports PPU</li> <li>■ Supports block/multiple data transfers (more than 32-bit)</li> </ul>

**Table 2. Features (Continued)**

Feature	Description
Packages	<ul style="list-style-type: none"> <li>■ QFP-240 (trace variant)</li> <li>■ QFP-176 (production variant)</li> </ul>

**Table 3. Memory Map**

Start Address	Module
FFFF2000	Reserved
FFFF0000	BOOTROM
FFFEF000	EXCFG
B0D01000	Reserved
B0D00000	SYSTEM_RAM_CONFIG
B0C00000	PERI5_AHB
B0B00000	PERI4_SLAVE
B0A00000	PERI3_ERBUS
B0900000	Reserved
B0800000	PERI1_RBUS
B0700000	PERI0_RBUS
B0600000	MCU_CONFIG
B0500000	DEBUG_BUS
B0400000	MEMORY_CONFIG
B0200000	Reserved
B0180000	EBI
B0080000	Reserved
B0000000	HSSPI0
90000000	Reserved
80000000	HSSPI0_MEMORY
28000000	Reserved
20000000	EBI_MEMORY1
10000000	EBI_MEMORY0
06000000	Reserved
05FF0000	AXI_SLAVE_CORE0_TCM_FLASH_SMALL_SECTORS
05900000	Reserved
05800000	AXI_SLAVE_CORE0_TCM_FLASH_LARGE_SECTORS
05010000	Reserved
05000000	AXI_SLAVE_CORE0_TCM_RAM
04800000	AXI_SLAVE_CORE0_DCACHE
04000000	AXI_SLAVE_CORE0_ICACHE
01A0C000	Reserved
01A00000	SYSTEM_RAM
01800000	Reserved

**Table 3. Memory Map (Continued)**

Start Address	Module
017F0000	AXI_FLASH_MEMORY_SMALL_SECTORS
01100000	Reserved
01000000	AXI_FLASH_MEMORY_LARGE_SECTORS
00FF0000	TCM_FLASH_SMALL_SECTORS
00900000	Reserved
00800000	TCM_FLASH_LARGE_SECTORS
00010000	Reserved
00000000	TCM_RAM

**Table 4. PERI0\_RBUS Memory Map**

Start Address	Module
B07FFC00	BSU0
B07FA800	Reserved
B07F8000	RICFG0
B07F0400	Reserved
B07F0000	BECU0
B07EC000	Reserved
B07E8000	PPC
B075A000	Reserved
B074C000	PPGGLC0
B074BC00	Reserved
B0748C00	PPGGRP3
B0748800	PPGGRP2
B0748400	PPGGRP1
B0748000	PPGGRP0
B0747C00	Reserved
B073BC00	PPG15
B073B800	PPG14
B073B400	PPG13
B073B000	PPG12
B073AC00	PPG11
B073A800	PPG10
B073A400	PPG9
B073A000	PPG8
B0739C00	PPG7
B0739800	PPG6
B0739400	PPG5
B0739000	PPG4
B0738C00	PPG3
B0738800	PPG2
B0738400	PPG1
B0738000	PPG0
B0732000	Reserved
B0731800	SMCTG0
B0731400	SMC5
B0731000	SMC4
B0730C00	SMC3
B0730800	SMC2
B0730400	SMC1
B0730000	SMC0
B0729800	Reserved
B0728000	USART0
B0720C00	Reserved
B0720000	I2C0
B071C000	Reserved
B0718400	OCU1

**Table 4. PERI0\_RBUS Memory Map (Continued)**

Start Address	Module
B0718000	OCU0
B0714000	Reserved
B0710C00	ICU3
B0710800	ICU2
B0710400	Reserved
B0708C00	FRT3
B0708800	FRT2
B0708400	FRT1
B0708000	FRT0
B0700400	Reserved
B0700000	ADC0

**Table 5. PERI1\_RBUS Memory Map**

Start Address	Module
B08FFC00	BSU1
B08FB000	Reserved
B08F8000	RICFG1
B08F0000	BECU1
B0868000	Reserved
B085C000	PPGGLC1
B085BC00	Reserved
B0858400	PPGGRP17
B0858000	PPGGRP16
B0857C00	Reserved
B0849C00	PPG71
B0849800	PPG70
B0849400	PPG69
B0849000	PPG68
B0848C00	PPG67
B0848800	PPG66
B0848400	PPG65
B0848000	PPG64
B0842000	Reserved
B0838000	USART6
B0830C00	Reserved
B0828400	OCU17
B0828000	OCU16
B0824000	Reserved
B0820C00	ICU19
B0820800	ICU18
B0820400	Reserved
B0818C00	FRT19
B0818800	FRT18
B0818400	FRT17
B0818000	FRT16

**Table 5. PERI1\_RBUS Memory Map (Continued)**

Start Address	Module
B0810400	Reserved
B0808800	Reserved
B0808400	CAN1
B0808000	CAN0
B0800400	Reserved
B0800000	SG0

**Table 6. PERI3\_eRBUS Memory Map**

Start Address	Module
B0AFFC00	BSU3
B0AF9400	Reserved
B0AF8000	RICFG3
B0AF0000	BECU3
B0A28000	Reserved
B0A20000	UDC0
B0A18000	Reserved
B0A12400	RLT9
B0A12000	RLT8
B0A11C00	RLT7
B0A11800	RLT6
B0A11400	RLT5
B0A11000	RLT4
B0A10C00	RLT3
B0A10800	RLT2
B0A10400	RLT1
B0A10000	RLT0
B0A09000	Reserved
B0A08000	GPIO
B0A00400	Reserved
B0A00000	PPU0

**Table 7. PERI4\_SLAVE AHB Bus Memory Map**

Start Address	Module
B0BFFC00	BSU4
B0BFA400	Reserved
B0BF8000	RICFG4
B0B40400	Reserved
B0B40000	Reserved
B0B3B000	Reserved
B0B38800	SPI2
B0B38400	SPI1
B0B38000	SPI0
B0B30800	Reserved
B0B30000	CRC0
B0B29000	Reserved
B0B20400	I2S1
B0B20000	I2S0
B0B00000	Reserved

**Table 8. PERI5\_AHB Bus Memory Map**

Start Address	Module
B0CFFC00	BSU5
B0CFF800	Reserved
B0C08000	MPUXDMA0
B0C04000	Reserved
B0C00000	DMA0

**Table 9. Memory and Config (MEMORY\_CONFIG) AHB Bus Memory Map**

Start Address	Module
B04C0000	EEFLASH_NOECC_MIR
B0480000	EEFLASH_TABLE_MIR
B0440000	EEFLASH_ECC_MIR
B0420400	Reserved
B0414400	Reserved
B0418000	BSU6
B0414400	Reserved
B0414000	MPUSHE

**Table 9. Memory and Config (MEMORY\_CONFIG) AHB Bus Memory Map (Continued)**

Start Address	Module
B0413400	Reserved
B0413000	SHECFG
B0412400	Reserved
B0412000	EEFCFG
B0411400	Reserved
B0411000	TCFCFG
B0410400	Reserved
B0410000	TRCFG
B040B400	Reserved
B0408000	TPU0
B0401000	Reserved
B0400000	IRQ0

**Table 11. HSSPI0 Memory Map**

Start Address	Module
B007FC00	BSU8
B0078400	Reserved
B0078000	RICFG8
B0000000	HSSPI0

**Table 12. EBI CFG AHB Bus Memory Map**

Start Address	Module
B01FFC00	BSU10
B0180080	Reserved
B0180000	EBI

**Table 10. MCU\_CONFIG AHB Bus Memory Map**

Start Address	Module
B06FFC00	BSU7
B06F9400	Reserved
B06F8000	RICFG7
B0648000	Reserved
B063B000	RETRAMBANK3
B063A000	RETRAMBANK2
B0639000	RETRAMBANK1
B0638000	RETRAMBANK0
B0630000	Reserved
B0628000	EICU0
B0620400	Reserved
B0620000	EIC0
B0618400	Reserved
B0618000	RTC
B0610400	Reserved
B0610000	RRCFG
B0608400	Reserved
B0608000	WDG
B0601000	Reserved
B0600000	SYSC



**Resource Distribution for Non-modulated Clock**

Some of the resources are available with modulated and non-modulated clock. Find below the distribution:

**Table 13. Resource Distribution for Non-modulated Clock**

Module	Non-modulated	Modulation Possible
CAN	2	-
SG	1	-
ICU/OCU/FRT	4	4
PPG	8	16
USART/LIN	1	1
I2C	1	-
SMC	-	6

**Lock/Unlock Values for Protection Units**

For various protection and system relevant units, registers must be unlocked before configuring and can be locked for protection. For the details about functionality, see the FCR4 Hardware Manual.

**Table 14. Lock/unlock Values for FCR4 Protection Module Instances**

Module	Unlock value	Lock value
TPU0	ACC5A110	B10CACC5
PPU0	ACC5BB01	BB0B10C1
MPUXDMA0	ACCABB56	112ABB56
TRCFG	ACC55ECC	5ECCB10C
EXCFG	ACC5B007	B007ECF6
IRQ0	17ACC911	17B10C11
RRCFG	ACC5DECC	DECCB10C
SCCFG	5ECACCE5	A135331A
SRCFG	5ECC551F	551FB10C
TCFCFG	CF61F1A5	
EEFCFG	CF6DF1A5	
WDG	EDACCE55	
SYSC	5CACCE55	
EBI	EB1410CE	10CE0EB1
MPUXSHE	EA1221AE	15EDDE51

**ID-Values for Module Identification Registers**

For several peripheral and system related modules, the hardware contains Module Identification Registers that hold read-only values which contain information about the module number, the version and possible patches.

**Table 15. List of Module ID**


Module	ID-Register	ID Value
System Controller	SYSC_SYSIDR	0x00031101
Security Checker	SCCFG_MODID	0x00020400
SRAM Interface	SRCFG_MID	0x00040300
TC-Flash Interface	TCFCFG_FMIDR	0x000E0300
EE-Flash Interface	EEFCFG_MIR	0x00090700
Interrupt Controller 0	IRQ0_MID	0x000B0100
DMA Controller 0	DMA0_ID	0x00010300
Timing Protection Unit 0	TPU0_MID	0x00050200
Memory Protection Unit for AXI	MPUXDMA0_MID	0x000D0200
Memory Protection Unit for AXI	MPUXSHE_MID	0x000D0200
Bus Error Collection Unit 0	BECU0_MIDH / BECU0_MIDL	0x0008 / 0x0200
Bus Error Collection Unit 1	BECU1_MIDH / BECU1_MIDL	0x0008 / 0x0200
Bus Error Collection Unit 3	BECU3_MIDH / BECU3_MIDL	0x0008 / 0x0200
High Speed SPI Interface 0	HSSPI0_MID	0x00060300
SPI Interface 0	SPI0_MID	0x00070300
SPI Interface 1	SPI1_MID	0x00070300
SPI Interface 2	SPI2_MID	0x00070300
Inter IC Sound 0	I2S0_MIDREG	0x000A0300
Inter IC Sound 1	I2S1_MIDREG	0x000A0300
SHE	SHE_MID	0x000F0200

## Package and Pin Assignment

### Package

The same die will be used for two packages. A QFP-176 package will be used for ATLAS-L. The package code is FPT-176P-M07. Also, an optional QFP-240 package with trace pins is shown in [Figure 1](#). The package code is FPT-240P-M03.

**Figure 1. QFP-240 Package**



**Table 16. QFP-240 Package Pinout**

Pin Number	Pin Name
1	AVSS
2	AVRL5
3	AVRH5
4	AVDD5
5	DVCC
6	DVCC
7	DVSS
8	P1_00
9	P1_01
10	P1_02
11	P1_03
12	P1_04
13	P1_05
14	P1_06
15	P1_07
16	DVSS
17	DVSS
18	DVCC
19	DVCC
20	P1_08
21	P1_09
22	P1_10
23	P1_11
24	P1_12
25	P1_13
26	P1_14
27	P1_15
28	DVSS
29	DVSS
30	DVCC
31	DVCC
32	P1_16
33	P1_17
34	P1_18
35	P1_19
36	P1_20
37	P1_21
38	P1_22
39	P1_23
40	DVSS

**Table 16. QFP-240 Package Pinout (Continued)**

Pin Number	Pin Name
41	DVSS
42	DVCC
43	DVCC
44	VDP3
45	VDP3
46	VSS
47	VSS
48	DBG0_TRACE0
49	P1_34
50	P1_35
51	DBG0_TRACE1
52	P1_36
53	P1_37
54	P1_38
55	DBG0_TRACE2
56	DBG0_TRACE3
57	VDD
58	VSS
59	VDP3
60	VSS
61	NB
62	P1_30
63	P1_31
64	P1_32
65	DBG0_TRACE4
66	P1_33
67	P3_00
68	DBG0_TRACE5
69	VDP3
70	VDP3
71	VSS
72	VSS
73	P3_01
74	P3_02
75	P3_03
76	P3_04
77	P3_05
78	P3_06
79	P3_07
80	P3_08

**Table 16. QFP-240 Package Pinout (Continued)**

Pin Number	Pin Name
81	P3_09
82	P3_10
83	P3_11
84	P3_12
85	VSS
86	VSS
87	VDP3
88	VDP3
89	P1_24
90	P1_25
91	P3_33
92	P3_34
93	P3_35
94	P3_36
95	P3_37
96	P3_38
97	P3_39
98	P3_40
99	P3_41
100	P3_42
101	VDP3
102	VSS
103	DBG0_TRACE6
104	P3_13
105	P3_14
106	DBG0_TRACE7
107	P3_15
108	P3_16
109	DBG0_TRACECTL
110	DBG0_TRACECLK
111	P3_17
112	P3_18
113	VSS
114	VDP3
115	P3_19
116	DBG0_TRACE8
117	P3_20
118	DBG0_TRACE9
119	P3_21
120	NB

**Table 16. QFP-240 Package Pinout (Continued)**

Pin Number	Pin Name
121	VDD
122	VSS
123	DBG0_TRACE10
124	P3_22
125	P3_23
126	P3_24
127	VDP3
128	DBG0_TRACE11
129	VSS
130	P3_25
131	P3_26
132	P3_27
133	P3_28
134	P3_29
135	DBG0_TRACE12
136	P3_30
137	VSS
138	VDP3
139	P3_31
140	P3_32
141	P1_26
142	P1_27
143	P1_28
144	P1_29
145	DBG0_TRACE13
146	VSS
147	VDP3
148	P0_08
149	P0_09
150	P0_10
151	P0_11
152	P0_12
153	P0_13
154	P0_14
155	P0_15
156	DBG0_TRACE14
157	P0_26
158	VDP3
159	VSS
160	VSS


**Table 16. QFP-240 Package Pinout (Continued)**

Pin Number	Pin Name
161	DBG0_TRACE15
162	P0_27
163	P0_28
164	VDP5
165	NB
166	VSS
167	X1
168	X0
169	VSS
170	VSS
171	X0A
172	X1A
173	MODE
174	NB
175	RSTX
176	VDP5
177	VDP5
178	NB
179	NB
180	NB
181	NB
182	NB
183	NB
184	VSS
185	VSS
186	VDD
187	VDD
188	VSS
189	VSS
190	P0_40
191	P0_41
192	P0_42
193	P0_43
194	P0_44
195	P0_45
196	P0_46
197	P0_47
198	P0_48
199	P0_49
200	P0_50

**Table 16. QFP-240 Package Pinout (Continued)**

Pin Number	Pin Name
201	P0_51
202	P0_62
203	P0_63
204	P2_32
205	P2_33
206	NB
207	VDP5
208	VDP5
209	VSS
210	VSS
211	P2_34
212	P2_35
213	P2_36
214	P2_37
215	P2_38
216	NB
217	P2_39
218	P2_40
219	P2_41
220	P2_42
221	P2_43
222	P2_44
223	P2_45
224	P2_46
225	P2_47
226	VSS
227	VSS
228	VDP5
229	VDP5
230	JTAG_TDO
231	JTAG_TDI
232	JTAG_TCK
233	VSS
234	VSS
235	VDD
236	VDD
237	JTAG_TMS
238	JTAG_NTRST
239	NB
240	NB

Figure 2. QFP-176 Pin Assignment



**Table 17. QFP-176 Package Pinout**

Pin Number	Pin Name
1	AVSS5
2	AVRH5
3	AVDD5
4	DVCC
5	DVSS
6	P1_00
7	P1_01
8	P1_02
9	P1_03
10	P1_04
11	P1_05
12	P1_06
13	P1_07
14	DVSS
15	DVCC
16	P1_08
17	P1_09
18	P1_10
19	P1_11
20	P1_12
21	P1_13
22	P1_14
23	P1_15
24	DVSS
25	DVCC
26	P1_16
27	P1_17
28	P1_18
29	P1_19
30	P1_20
31	P1_21
32	P1_22
33	P1_23
34	DVSS
35	DVCC
36	VDP3
37	VSS
38	P1_34
39	P1_35

**Table 17. QFP-176 Package Pinout (Continued)**

Pin Number	Pin Name
40	P1_36
41	P1_37
42	P1_38
43	VDD
44	VSS
45	P1_30
46	P1_31
47	P1_32
48	P1_33
49	P3_00
50	VDP3
51	VSS
52	P3_01
53	P3_02
54	P3_03
55	P3_04
56	P3_05
57	P3_06
58	P3_07
59	P3_08
60	P3_09
61	P3_10
62	P3_11
63	P3_12
64	VSS
65	VDP3
66	P1_24
67	P1_25
68	P3_33
69	P3_34
70	P3_35
71	P3_36
72	P3_37
73	P3_38
74	P3_39
75	P3_40
76	P3_41
77	P3_42
78	VDP3
79	VSS



**Table 17. QFP-176 Package Pinout (Continued)**

Pin Number	Pin Name
80	P3_13
81	P3_14
82	P3_15
83	P3_16
84	P3_17
85	P3_18
86	P3_19
87	P3_20
88	P3_21
89	VDD
90	VSS
91	P3_22
92	P3_23
93	P3_24
94	VDP3
95	VSS
96	P3_25
97	P3_26
98	P3_27
99	P3_28
100	P3_29
101	P3_30
102	P3_31
103	P3_32
104	P1_26
105	P1_27
106	P1_28
107	P1_29
108	VSS
109	VDP3
110	P0_08
111	P0_09
112	P0_10
113	P0_11
114	P0_12
115	P0_13
116	P0_14
117	P0_15
118	P0_26

**Table 17. QFP-176 Package Pinout (Continued)**

Pin Number	Pin Name
119	VDP3
120	VSS
121	P0_27
122	P0_28
123	VDP5
124	VSS
125	X1
126	X0
127	VSS5
128	X0A
129	X1A
130	MODE
131	RSTX
132	VDP5
133	VSS
134	VDD
135	VSS
136	P0_40
137	P0_41
138	P0_42
139	P0_43
140	P0_44
141	P0_45
142	P0_46
143	P0_47
144	P0_48
145	P0_49
146	P0_50
147	P0_51
148	P0_62
149	P0_63
150	P2_32
151	P2_33
152	VDP5
153	VSS
154	P2_34
155	P2_35
156	P2_36
157	P2_37

**Table 17. QFP-176 Package Pinout (Continued)**

<b>Pin Number</b>	<b>Pin Name</b>
158	P2_38
159	P2_39
160	P2_40
161	P2_41
162	P2_42
163	P2_43
164	P2_44
165	P2_45
166	P2_46
167	P2_47
168	VSS
169	VDP5
170	JTAG_TDO
171	JTAG_TDI
172	JTAG_TCK
173	VSS
174	VDD
175	JTAG_TMS
176	JTAG_NTRST

**I/O Pins and Functions**

IO pin configuration needs to be done by writing into Port Pin Multiplexing registers and Resource Input Configuration registers which are described in [Table 18](#) and [Table 19](#). GPIO\_PPERn register must be enabled before starting IO Pin configuration, since GPIO\_PPERn enables corresponding pin of the device.

Note: Since writing GPIO PPERn registers are required for both Portmux and resource-mux registers.

*Port Pin Multiplexing*
**Table 18. Port Pin Multiplexing**

Register (offset)	Port	Resource functional output								Possible Resource Function Input
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7	
PCFGR008 (0x0010)	P0_08	GPIO0_08	SPI2_SS			PPG64_PPGB	OCU0_OTD0	RLT9_TOT	PPG8_PPGB	GPIO0_08, EIC0_INT05, EIC0_INT03, SPI2_SS, SPI0_SS, UDC0_AIN0, ICU2_IN0,
PCFGR009 (0x0012)	P0_09	GPIO0_09	SPI2_DATA1			PPG65_PPGB	OCU0_OTD1		PPG9_PPGB	GPIO0_09, EIC0_INT19, SPI2_DATA1, SPI0_DATA1, UDC0_BIN0, ICU2_IN1, RLT9_TIN,
PCFGR010 (0x0014)	P0_10	GPIO0_10	SPI2_DATA0			PPG66_PPGB	OCU1_OTD0	RLT2_TOT	PPG10_PPGB	GPIO0_10, EIC0_INT20, SPI2_DATA0, SPI0_DATA0, UDC0_ZIN0, ICU3_IN0,
PCFGR011 (0x0016)	P0_11	GPIO0_11	SPI2_CLK		UDC0_UD OT0	PPG67_PPGB	OCU1_OTD1		PPG11_PPGB	GPIO0_11, EIC0_INT21, SPI2_CLK, SPI0_CLK, ICU3_IN1, RLT2_TIN,
PCFGR012 (0x0018)	P0_12	GPIO0_12		SPI0_SSO1		PPG68_PPGB	OCU16_OTD0	RLT7_TOT	PPG12_PPGB	GPIO0_12, EIC0_INT22, I2S0_ECLK, I2S1_ECLK, UDC0_AIN1, ICU18_IN0,
PCFGR013 (0x001A)	P0_13	GPIO0_13	I2S0_SD	SPI0_SSO2	SPI0_DATA 2	PPG69_PPGB	OCU16_OTD1		PPG13_PPGB	GPIO0_13, EIC0_INT23, SPI0_DATA2, I2S0_SD, I2S1_SD, UDC0_BIN1, ICU18_IN1, RLT7_TIN,
PCFGR014 (0x001C)	P0_14	GPIO0_14	I2S0_WS	SPI0_SSO3	SPI0_DATA 3	PPG70_PPGB	OCU17_OTD0	RLT8_TOT	PPG14_PPGB	GPIO0_14, EIC0_INT06, EIC0_INT07, SPI0_DATA3, I2S0_WS, I2S1_WS, UDC0_ZIN1, ICU19_IN0,
PCFGR015 (0x001E)	P0_15	GPIO0_15	I2S0_SCK	SPI1_SSO1	UDC0_UD OT1	PPG71_PPGB	OCU17_OTD1		PPG15_PPGB	GPIO0_15, EIC0_INT24, I2S0_SCK, I2S1_SCK, ICU19_IN1, RLT8_TIN,

**Table 18. Port Pin Multiplexing (Continued)**

Register (offset)	Port	Resource functional output								Possible Resource Function Input
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7	
PCFGR026 (0x0034)	P0_26	GPIO0_26		OCU1_OTD0_GI		PPG10_PPGB	OCU1_OTD0		PPG2_PPGA	GPIO0_26, EIC0_INT11, EIC0_INT12, USART0_SIN, USART6_SIN, ICU3_IN0, RLT3_TIN
PCFGR027 (0x0036)	P0_27	GPIO0_27	USART0_SCK	OCU1_OTD1_GI		PPG11_PPGB	OCU1_OTD1		PPG3_PPGA	GPIO0_27, EIC0_INT29, USART0_SCK, USART6_SCK, ICU3_IN1, RLT4_TIN
PCFGR028 (0x0038)	P0_28	GPIO0_28	USART0_SOT	OCU16_OTD0_GI		PPG12_PPGB	OCU16_OTD0	RLT5_TOT	PPG4_PPGA	GPIO0_28, EIC0_INT12, USART6_SIN, ICU18_IN0
PCFGR040 (0x0050)	P0_40	GPIO0_40	SPI2_SS	RTC_WOT		PPG64_PPGB	OCU16_OTD0_G		PPG8_PPGA	GPIO0_40, EIC0_INT05, EIC0_INT12, EIC0_INT11, SPI2_SS, USART6_SIN, USART0_SIN, FRT0_FRCK, RLT5_TIN, ADC0_AN15
PCFGR041 (0x0052)	P0_41	GPIO0_41	SPI2_DATA1	SYSC_CKOT	USART6_SCK	PPG65_PPGB	OCU16_OTD1_G		PPG9_PPGA	GPIO0_41, EIC0_INT15, SPI2_DATA1, USART6_SCK, USART0_SCK, FRT1_FRCK, RLT6_TIN, ICU2_IN0, ICU18_IN1, ADC0_AN16
PCFGR042 (0x0054)	P0_42	GPIO0_42	SPI2_DATA0	SYSC_CKOTX	USART6_SOT	PPG66_PPGB	OCU17_OTD0_G	RLT2_TOT	PPG10_PPGA	GPIO0_42, EIC0_INT08, EIC0_INT10, EIC0_INT11, SPI2_DATA0, CAN0_RX, FRT2_FRCK, CAN1_RX, ICU2_IN1, ICU19_IN0, USART0_SIN, ADC0_AN17
PCFGR043 (0x0056)	P0_43	GPIO0_43	SPI2_CLK	WDG_OBSERVE	CAN0_TX	PPG67_PPGB	OCU17_OTD1_G		PPG11_PPGA	GPIO0_43, EIC0_INT09, SPI2_CLK, CAN1_RX, FRT3_FRCK, RLT2_TIN, ADC0_AN18
PCFGR044 (0x0058)	P0_44	GPIO0_44	SPI0_SS	SPI2_SSO2	SPI2_DATA2	PPG68_PPGB	OCU0_OTD0_G	RLT3_TOT	PPG12_PPGA	GPIO0_44, EIC0_INT03, SPI2_DATA2, SPI0_SS, FRT16_FRCK, UDC0_AIN0, ADC0_AN19

**Table 18. Port Pin Multiplexing (Continued)**

Register (offset)	Port	Resource functional output								Possible Resource Function Input
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7	
PCFGR045 (0x005A)	P0_45	GPIO0_45	SPI0_DATA1	SPI2_SSO3	SPI2_DATA3	PPG69_PPGB	OCU0_OTD1_G		PPG13_PPGA	GPIO0_45, EIC0_INT11, EIC0_INT12, FRT16_FRCK, FRT18_FRCK, SPI2_DATA3, SPI0_DATA1, USART0_SIN, USART6_SIN, FRT17_FRCK, RLT3_TIN, FRT19_FRCK, UDC0_BIN0, ADC0_AN20
PCFGR046 (0x005C)	P0_46	GPIO0_46	SPI0_DATA0	SPI2_SSO1	USART0_SCK	PPG70_PPGB	OCU1_OTD0_G	ARH0_AIC1_TDA1	PPG14_PPGA	GPIO0_46, EIC0_INT16, SPI0_DATA0, USART0_SCK, USART6_SCK, FRT18_FRCK, RLT4_TIN, UDC0_ZIN0, ICU18_IN0, ADC0_AN21
PCFGR046 (0x005C)	P0_46	GPIO0_46	SPI0_DATA0	SPI2_SSO1	USART0_SCK	PPG70_PPGB	OCU1_OTD0_G		PPG14_PPGA	GPIO0_46, EIC0_INT16, SPI0_DATA0, USART0_SCK, USART6_SCK, FRT18_FRCK, RLT4_TIN, UDC0_ZIN0, ICU18_IN0, ADC0_AN21
PCFGR047 (0x005E)	P0_47	GPIO0_47	SPI0_CLK	UDC0_UDOT0	USART0_SOT	PPG71_PPGB	OCU1_OTD1_G		PPG15_PPGA	GPIO0_47, FRT0_FRCK, FRT1_FRCK, FRT2_FRCK, FRT3_FRCK, EIC0_INT17, FRT3_FRCK, SPI0_CLK, FRT16_FRCK, FRT17_FRCK, FRT19_FRCK, RLT0_TIN, FRT18_FRCK, EIC0_INT12, ICU18_IN1, USART6_SIN, ADC0_AN22
PCFGR048 (0x0060)	P0_48	GPIO0_48	SPI1_SS	SPI0_SSO2	SPI0_DATA2	PPG0_PPGB	OCU0_OTD0	RLT4_TOT	PPG64_PPGA	GPIO0_48, EIC0_INT04, EIC0_INT09, EIC0_INT08, SPI0_DATA2, SPI1_SS, CAN1_RX, CAN0_RX, ICU2_IN0, UDC0_AIN1, ADC0_AN23

**Table 18. Port Pin Multiplexing (Continued)**

Register (offset)	Port	Resource functional output								Possible Resource Function Input
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7	
PCFGR049 (0x0062)	P0_49	GPIO0_49	SPI1_DATA1	SPI0_SSO1	CAN1_TX	PPG1_PPGB	OCU0_OTD1	RLT0_TOT	PPG65_PPGA	GPIO0_49, EIC0_INT10, SPI1_DATA1, ICU2_IN1, CAN0_RX, UDC0_BIN1, ADC0_AN24
PCFGR050 (0x0064)	P0_50	GPIO0_50	SPI1_DATA0	SPI0_SSO3	SPI0_DATA3	PPG2_PPGB	OCU1_OTD0	RLT1_TOT	PPG66_PPGA	GPIO0_50, EIC0_INT10, EIC0_INT09, SPI0_DATA3, SPI1_DATA0, CAN1_RX, ICU3_IN0, UDC0_ZIN1, ADC0_AN25
PCFGR051 (0x0066)	P0_51	GPIO0_51	SPI1_CLK	UDC0_UDOT1		PPG3_PPGB	OCU1_OTD1		PPG67_PPGA	GPIO0_51, EIC0_INT08, SPI1_CLK, CAN0_RX, ICU3_IN1, RLT1_TIN, ADC0_EDGI
PCFGR062 (0x007C)	P0_62	GPIO0_62	I2C0_SCL							GPIO0_62, EIC0_INT24, I2C0_SCL
PCFGR063 (0x007E)	P0_63	GPIO0_63	I2C0_SDA							GPIO0_63, EIC0_INT00, I2C0_SDA
PCFGR100 (0x0080)	P1_00	GPIO1_00	SMC0_M2			PPG64_PPGB			PPG0_PPGA	GPIO1_00, CAN0_RX, EIC0_INT08, EIC0_INT25, ADC0_AN26
PCFGR101 (0x0082)	P1_01	GPIO1_01	SMC0_P2			PPG65_PPGB	CAN0_TX		PPG1_PPGA	GPIO1_01, EIC0_INT26, ADC0_AN26
PCFGR102 (0x0084)	P1_02	GPIO1_02	SMC0_M1			PPG66_PPGB			PPG2_PPGA	GPIO1_02, EIC0_INT13, CAN1_RX, EIC0_INT09, ADC0_AN26
PCFGR103 (0x0086)	P1_03	GPIO1_03	SMC0_P1			PPG67_PPGB	CAN1_TX		PPG3_PPGA	GPIO1_03, EIC0_INT27, ADC0_AN26
PCFGR104 (0x0088)	P1_04	GPIO1_04	SMC1_M2			PPG68_PPGB			PPG4_PPGA	GPIO1_04, EIC0_INT28, ADC0_AN27
PCFGR105 (0x008A)	P1_05	GPIO1_05	SMC1_P2			PPG69_PPGB			PPG5_PPGA	GPIO1_05, EIC0_INT29, ADC0_AN27
PCFGR106 (0x008C)	P1_06	GPIO1_06	SMC1_M1			PPG70_PPGB			PPG6_PPGA	GPIO1_06, EIC0_INT30, ADC0_AN27
PCFGR107 (0x008E)	P1_07	GPIO1_07	SMC1_P1			PPG71_PPGB			PPG7_PPGA	GPIO1_07, EIC0_INT31, ADC0_AN27

**Table 18. Port Pin Multiplexing (Continued)**

Register (offset)	Port	Resource functional output								Possible Resource Function Input	
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7		
PCFGR108 (0x0090)	P1_08	GPIO1_08	SMC2_M2			PPG0_PPGB	SPI0_SS			PPG8_PPGA	GPIO1_08, USART0_SIN, RLT3_TIN, EIC0_INT00, SPI0_SS, ADC0_AN28, EIC0_INT03, EIC0_INT11
PCFGR109 (0x0092)	P1_09	GPIO1_09	SMC2_P2			PPG1_PPGB	SPI0_DATA1	USART0_SCK		PPG9_PPGA	GPIO1_09, USART0_SCK, RLT4_TIN, EIC0_INT01, SPI0_DATA1, ICU2_IN1, ADC0_AN28
PCFGR110 (0x0094)	P1_10	GPIO1_10	SMC2_M1			PPG2_PPGB	SPI0_DATA0	USART0_SOT		PPG10_PPGA	GPIO1_10, EIC0_INT02, SPI0_DATA0, ICU2_IN0, ADC0_AN28
PCFGR111 (0x0096)	P1_11	GPIO1_11	SMC2_P1			PPG3_PPGB	SPI0_CLK			PPG11_PPGA	GPIO1_11, EIC0_INT03, SPI0_CLK, RLT0_TIN, ADC0_AN28
PCFGR112 (0x0098)	P1_12	GPIO1_12	SMC3_M2			PPG4_PPGB	SPI1_SS			PPG12_PPGA	GPIO1_12, USART6_SIN, RLT5_TIN, EIC0_INT04, SPI1_SS, ADC0_AN29, EIC0_INT12
PCFGR113 (0x009A)	P1_13	GPIO1_13	SMC3_P2			PPG5_PPGB	SPI1_DATA1	USART6_SCK		PPG13_PPGA	GPIO1_13, USART6_SCK, RLT6_TIN, EIC0_INT05, SPI1_DATA1, ICU18_IN0, ADC0_AN29
PCFGR114 (0x009C)	P1_14	GPIO1_14	SMC3_M1			PPG6_PPGB	SPI1_DATA0	USART6_SOT		PPG14_PPGA	GPIO1_14, EIC0_INT06, SPI1_DATA0, ICU19_IN1, ADC0_AN29
PCFGR115 (0x009E)	P1_15	GPIO1_15	SMC3_P1			PPG7_PPGB	SPI1_CLK			PPG15_PPGA	GPIO1_15, EIC0_INT07, SPI1_CLK, RLT1_TIN, ADC0_AN29
PCFGR116 (0x00A0)	P1_16	GPIO1_16	SMC4_M2			PPG8_PPGB	SPI2_SS	SPI1_SSO2		PPG64_PPGA	GPIO1_16, EIC0_INT10, EIC0_INT13, SPI2_SS, ADC0_AN30, EIC0_INT05
PCFGR117 (0x00A2)	P1_17	GPIO1_17	SMC4_P2			PPG9_PPGB	SPI2_DATA1	SPI1_SSO1		PPG65_PPGA	GPIO1_17, EIC0_INT14, SPI2_DATA1, ADC0_AN30
PCFGR118 (0x00A4)	P1_18	GPIO1_18	SMC4_M1	SG0_SGA	DMA0_DREQ_ACK1	PPG10_PPGB	SPI2_DATA0	SPI1_SSO3		PPG66_PPGA	GPIO1_18, EIC0_INT15, SPI2_DATA0, ICU18_IN0, ADC0_AN30

**Table 18. Port Pin Multiplexing (Continued)**

Register (offset)	Port	Resource functional output								Possible Resource Function Input	
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7		
PCFGR119 (0x00A6)	P1_19	GPIO1_19	SMC4_P1	SG0_SGO	DMA0_DST_P_ACK1	PPG11_PPGB	SPI2_CLK			PPG67_PPGA	GPIO1_19, EIC0_INT16, SPI2_CLK, ICU19_IN1, RLT2_TIN, ADC0_AN30
PCFGR120 (0x00A8)	P1_20	GPIO1_20	SMC5_M2		DMA0_DEOP1	PPG12_PPGB				PPG68_PPGA	GPIO1_20, EIC0_INT17, ADC0_AN31
PCFGR121 (0x00AA)	P1_21	GPIO1_21	SMC5_P2			PPG13_PPGB				PPG69_PPGA	GPIO1_21, EIC0_INT18, DMA0_DREQ1, ADC0_AN31
PCFGR122 (0x00AC)	P1_22	GPIO1_22	SMC5_M1			PPG14_PPGB				PPG70_PPGA	GPIO1_22, EIC0_INT19, DMA0_DSTP1, ADC0_AN31
PCFGR123 (0x00AE)	P1_23	GPIO1_23	SMC5_P1			PPG15_PPGB				PPG71_PPGA	GPIO1_23, EIC0_INT20, DMA0_DEOP_ACK1, ADC0_AN31
PCFGR124 (0x00B0)	P1_24	GPIO1_24	DBG0_TRAC E6	DMA0_DREQ_ACK0		PPG5_PPGB	OCU16_OTD1	EBI0_MAD13		PPG69_PPGA	GPIO1_24, EIC0_INT19, I2S0_ECLK, I2S1_ECLK,, ICU18_IN1
PCFGR125 (0x00B2)	P1_25	GPIO1_25	DBG0_TRAC E7	DMA0_DSTP_ACK0	I2S1_SD	PPG6_PPGB	OCU17_OTD0	EBI0_MAD14		PPG70_PPGA	GPIO1_25, EIC0_INT20, I2S1_SD, ICU19_IN0,
PCFGR126 (0x00B4)	P1_26	GPIO1_26	DBG0_TRAC E0	DMA0_DEOP0	I2S1_WS	PPG7_PPGB	OCU17_OTD1			PPG71_PPGA	GPIO1_26, EIC0_INT07, I2S1_WS, ICU19_IN1,
PCFGR127 (0x00B6)	P1_27	GPIO1_27	DBG0_TRAC E1		I2S1_SCK						GPIO1_27, EIC0_INT21, DMA0_DREQ0, I2S1_SCK
PCFGR128 (0x00B8)	P1_28	GPIO1_28	DBG0_CTL					RLT3_TOT			GPIO1_28, EIC0_INT22, DMA0_DSTP0
PCFGR129 (0x00BA)	P1_29	GPIO1_29	DBG0_CLK					RLT4_TOT			GPIO1_29, EIC0_INT23, DMA0_DEOP_ACK0
PCFGR130 (0x00BC)	P1_30	GPIO1_30	HSSPIO_SS O3	OCU0_OTD0		DBG0_TRAC E2				EBI0_MAD15	GPIO1_30, EIC0_INT11, PPG_ETRG2, USART0_SIN, RLT3_TIN, ADC0_EDGI
PCFGR131 (0x00BE)	P1_31	GPIO1_31	HSSPIO_SS O2	OCU0_OTD1	USART0_SCK	DBG0_TRAC E3				EBI0_MAD16	GPIO1_31, EIC0_INT24, USART0_SCK, ICU3_IN1, RLT4_TIN
PCFGR132 (0x00C0)	P1_32	GPIO1_32	HSSPIO_SS O1	OCU1_OTD0	USART0_SOT	DBG0_TRAC E4				EBI0_MAD17	GPIO1_32, EIC0_INT25, ICU3_IN0



**Table 18. Port Pin Multiplexing (Continued)**

Register (offset)	Port	Resource functional output								Possible Resource Function Input	
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7		
PCFGR133 (0x00C2)	P1_33	GPIO1_33	HSSPI0_SS	OCU1_OTD1	CAN0_TX	DBG0_TRAC E5				EBIO_MAD18	GPIO1_33, EIC0_INT01, HSSPI0_SS
PCFGR134 (0x00C4)	P1_34	GPIO1_34	HSSPI0_DATA3							EBIO_MAD19	GPIO1_34, EIC0_INT08, HSSPI0_DATA3, CAN0_RX, UDC0_AIN0
PCFGR135 (0x00C6)	P1_35	GPIO1_35	HSSPI0_DATA2		CAN1_TX					EBIO_MAD20	GPIO1_35, EIC0_INT26, HSSPI0_DATA2, ICU2_IN0, UDC0_BIN0
PCFGR136 (0x00C8)	P1_36	GPIO1_36	HSSPI0_DATA1							EBIO_MAD21	GPIO1_36, EIC0_INT09, HSSPI0_DATA1, CAN1_RX, ICU2_IN1, UDC0_ZIN0
PCFGR137 (0x00CA)	P1_37	GPIO1_37	HSSPI0_DATA0	UDC0_UDOT0					RLT5_TOT	EBIO_MAD22	GPIO1_37, EIC0_INT13, HSSPI0_DATA0, ICU3_IN0
PCFGR138 (0x00CC)	P1_38	GPIO1_38	HSSPI0_CLK						RLT6_TOT	EBIO_MAD23	GPIO1_38, EIC0_INT10, HSSPI0_CLK, ICU3_IN1
PCFGR232 (0x0140)	P2_32	GPIO2_32	SPI2_SS	UDC0_UDOT0	SPI1_DATA2	PPG8_PPG8	OCU0_OTD0	RLT9_TOT		PPG0_PPGA	GPIO2_32, I2S0_ECLK, I2S1_ECLK, SPI1_DATA2, SPI2_SS, SPI0_SS, ICU2_IN0, EIC0_INT05, EIC0_INT03, ADC0_EDGI
PCFGR233 (0x0142)	P2_33	GPIO2_33	SPI2_DATA1	I2S0_SD	SPI1_DATA3	PPG9_PPG9	OCU0_OTD1	RLT8_TOT		PPG1_PPGA	GPIO2_33, I2S0_SD, I2S1_SD, SPI1_DATA3, UDC0_AIN0, SPI2_DATA1, SPI0_DATA1, ICU2_IN1, EIC0_INT26, ADC0_AN0
PCFGR234 (0x0144)	P2_34	GPIO2_34	SPI2_DATA0	I2S0_WS		PPG10_PPG10	OCU1_OTD0	RLT7_TOT		PPG2_PPGA	GPIO2_34, I2S0_WS, I2S1_WS, UDC0_BIN0, SPI2_DATA0, SPI0_DATA0, ICU3_IN0, EIC0_INT06, EIC0_INT07, ADC0_AN1

**Table 18. Port Pin Multiplexing (Continued)**

Register (offset)	Port	Resource functional output								Possible Resource Function Input
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7	
PCFGR235 (0x0146)	P2_35	GPIO2_35	SPI2_CLK	I2S0_SCK		PPG11_PPGB	OCU1_OTD1		PPG3_PPGA	GPIO2_35, I2S0_SCK, I2S1_SCK, UDC0_ZIN0, SPI2_CLK, SPI0_CLK, RLT2_TIN, ICU3_IN1, EIC0_INT29, ADC0_AN2
PCFGR236 (0x0148)	P2_36	GPIO2_36	SPI1_SS	UDC0_UDOT1		PPG12_PPGB	OCU16_OTD0		PPG4_PPGA	GPIO2_36, I2S1_ECLK, I2S0_ECLK, SPI1_SS, SPI2_SS, RLT9_TIN, ICU18_IN0, EIC0_INT04, EIC0_INT05, ADC0_AN3
PCFGR237 (0x014A)	P2_37	GPIO2_37	SPI1_DATA1	I2S1_SD		PPG13_PPGB	OCU16_OTD1		PPG5_PPGA	GPIO2_37, I2S1_SD, I2S0_SD, UDC0_AIN1, SPI1_DATA1, SPI2_DATA1, RLT8_TIN, ICU18_IN1, EIC0_INT30, ADC0_AN4
PCFGR238 (0x014C)	P2_38	GPIO2_38	SPI1_DATA0	I2S1_WS		PPG14_PPGB	OCU17_OTD0		PPG6_PPGA	GPIO2_38, I2S1_WS, I2S0_WS, PPG_ETRG0, UDC0_BIN1, SPI1_DATA0, SPI2_DATA0, RLT7_TIN, ICU19_IN0, EIC0_INT06, EIC0_INT07, ADC0_AN5
PCFGR239 (0x014E)	P2_39	GPIO2_39	SPI1_CLK	I2S1_SCK		PPG15_PPGB	OCU17_OTD1		PPG7_PPGA	GPIO2_39, I2S1_SCK, I2S0_SCK, PPG_ETRG1, UDC0_ZIN1, SPI1_CLK, SPI2_CLK, RLT1_TIN, ICU19_IN1, EIC0_INT31, ADC0_AN6
PCFGR240 (0x0150)	P2_40	GPIO2_40	SPI0_SS	CAN0_TX		PPG64_PPGB	OCU0_OTD1_I	RLT8_TOT	PPG8_PPGA	GPIO2_40, I2S0_ECLK, SPI0_SS, SPI1_SS, ICU2_IN0, FRT16_FRCK, CAN1_RX, EIC0_INT03, EIC0_INT04, EIC0_INT10, ADC0_AN7

**Table 18. Port Pin Multiplexing (Continued)**

Register (offset)	Port	Resource functional output								Possible Resource Function Input
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7	
PCFGR241 (0x0152)	P2_41	GPIO2_41	SPI0_DATA1	I2S0_SD		PPG65_PPGB	OCU0_OTD0_I	RLT9_TOT	PPG9_PPGB	GPIO2_41, I2S0_SD, CAN0_RX, CAN1_RX, SPI0_DATA1, SPI1_DATA1, RLT8_TIN, ICU2_IN1, FRT17_FRCK, EIC0_INT08, EIC0_INT09, ADC0_AN8
PCFGR242 (0x0154)	P2_42	GPIO2_42	SPI0_DATA0	I2S0_WS	SG0_SGA	PPG66_PPGB	OCU0_OTD1_GI		PPG10_PPGB	GPIO2_42, I2S0_WS, SPI0_DATA0, SPI1_DATA0, RLT9_TIN, ICU3_IN0, FRT18_FRCK, EIC0_INT06, ADC0_AN9
PCFGR243 (0x0156)	P2_43	GPIO2_43	SPI0_CLK	I2S0_SCK	SG0_SGO	PPG67_PPGB	OCU0_OTD0_GI		PPG11_PPGB	GPIO2_43, I2S0_SCK, EIC0_NMI, SPI0_CLK, SPI1_CLK, RLT0_TIN, ICU3_IN1, FRT19_FRCK, ADC0_AN10
PCFGR244 (0x0158)	P2_44	GPIO2_44		CAN1_TX		PPG68_PPGB	OCU16_OTD1_I	RLT7_TOT	PPG12_PPGB	GPIO2_44, I2S1_ECLK, CAN0_RX, ICU18_IN0, FRT0_FRCK, EIC0_INT08, ADC0_AN11
PCFGR245 (0x015A)	P2_45	GPIO2_45		I2S1_SD		PPG69_PPGB	OCU16_OTD0_I		PPG13_PPGB	GPIO2_45, I2S1_SD, CAN1_RX, FRT0_FRCK, RLT7_TIN, ICU18_IN1, FRT1_FRCK, FRT2_FRCK, FRT3_FRCK, CAN0_RX, EIC0_INT09, EIC0_INT10, ADC0_AN12
PCFGR246 (0x015C)	P2_46	GPIO2_46		I2S1_WS	SG0_SGA	PPG70_PPGB	OCU16_OTD1_GI	RLT5_TOT	PPG14_PPGB	GPIO2_46, I2S1_WS, CAN0_RX, CAN19_IN0, FRT2_FRCK, EIC0_INT07, EIC0_INT10, EIC0_INT08, ADC0_AN13

**Table 18. Port Pin Multiplexing (Continued)**

Register (offset)	Port	Resource functional output								Possible Resource Function Input
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7	
PCFGR247 (0x015E)	P2_47	GPIO2_47		I2S1_SCK	SG0_SGO	PPG71_PPGB	OCU16_OTD0_GI	RLT6_TOT	PPG15_PPGB	GPIO2_47, I2S1_SCK, FRT2_FRCK, CAN1_RX, FRT16_FRCK, FRT17_FRCK, FRT18_FRCK, ICU19_IN1, FRT3_FRCK, FRT19_FRCK, FRT0_FRCK, FRT1_FRCK, EIC0_INT09, ADC0_AN14
PCFGR300 (0x0180)	P3_00	GPIO3_00		OCU16_OTD0					EBIO_MAD00	GPIO3_00, EIC0_INT12, EIC0_INT11, USART6_SIN, RLT5_TIN, USART0_SIN
PCFGR301 (0x0182)	P3_01	GPIO3_01	USART6_SCK	OCU16_OTD1					EBIO_MAD01	GPIO3_01, EIC0_INT27, PPG_ETRG3, USART6_SCK, ICU3_IN1, RLT6_TIN, ADC0_EDGI, USART0_SCK
PCFGR302 (0x0184)	P3_02	GPIO3_02	USART6_SOT	OCU17_OTD0				RLT3_TOT	EBIO_MAD02	GPIO3_02, EIC0_INT11, EIC0_INT28, ICU3_IN0, USART0_SIN
PCFGR303 (0x0186)	P3_03	GPIO3_03		OCU17_OTD1	PPG6_PPGB	PPG70_PPGB		RLT4_TOT	EBIO_MAD03	GPIO3_03, EIC0_INT02
PCFGR304 (0x0188)	P3_04	GPIO3_04			PPG7_PPGB	PPG71_PPGB			EBIO_MAD04	GPIO3_04, EIC0_INT11, EIC0_INT12, USART0_SIN, ICU18_IN0, RLT3_TIN, UDC0_AIN1, USART6_SIN
PCFGR305 (0x018A)	P3_05	GPIO3_05	USART0_SCK		PPG8_PPGB	PPG0_PPGB			EBIO_MAD05	GPIO3_05, EIC0_INT29, USART0_SCK, ICU18_IN1, RLT4_TIN, UDC0_BIN1, USART6_SCK
PCFGR306 (0x018C)	P3_06	GPIO3_06	USART0_SOT		PPG9_PPGB	PPG1_PPGB			EBIO_MAD06	GPIO3_06, EIC0_INT12, EIC0_INT30, ICU19_IN0, UDC0_ZIN1, USART6_SIN
PCFGR307 (0x018E)	P3_07	GPIO3_07		UDC0_UDOT1	PPG10_PPGB	PPG2_PPGB			EBIO_MAD07	GPIO3_07, EIC0_INT31, ICU19_IN1
PCFGR308 (0x0190)	P3_08	GPIO3_08	SPI0_SSO3		PPG11_PPGB	PPG3_PPGB			EBIO_MAD08	GPIO3_08, EIC0_INT00

**Table 18. Port Pin Multiplexing (Continued)**

Register (offset)	Port	Resource functional output								Possible Resource Function Input
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7	
PCFGR309 (0x0192)	P3_09	GPIO3_09	SPI2_SS	OCU0_OTD1_I	PPG12_PPGA	PPG4_PPGB			EBIO_MAD09	GPIO3_09, SPI2_SS, EIC0_INT05
PCFGR310 (0x0194)	P3_10	GPIO3_10	SPI2_DATA1	OCU0_OTD0_I	PPG13_PPGA	PPG5_PPGB			EBIO_MAD10	GPIO3_10, EIC0_INT02, SPI2_DATA1
PCFGR311 (0x0196)	P3_11	GPIO3_11	SPI2_DATA0	OCU0_OTD1_GI	PPG14_PPGA	PPG6_PPGB			EBIO_MAD11	GPIO3_11, EIC0_INT14, SPI2_DATA0
PCFGR312 (0x0198)	P3_12	GPIO3_12	SPI2_CLK	OCU0_OTD0_GI	PPG15_PPGA	PPG7_PPGB			EBIO_MAD12	GPIO3_12, EIC0_INT15, SPI2_CLK, RLT2_TIN
PCFGR313 (0x019A)	P3_13	GPIO3_13	SPI2_DATA2	UDC0_UDOT0	PPG64_PPGA	PPG8_PPGB		EBIO_MCSX8	EBIO_MCSX0	GPIO3_13, EIC0_INT16, SPI2_DATA2, ICU2_IN0
PCFGR314 (0x019C)	P3_14	GPIO3_14	SPI2_DATA3		PPG65_PPGA	PPG9_PPGB			EBIO_MCSX1	GPIO3_14, EIC0_INT17, SPI2_DATA3, ICU2_IN1, UDC0_AIN0
PCFGR315 (0x019E)	P3_15	GPIO3_15	SPI0_SSO1		PPG66_PPGA	PPG10_PPGB		EBIO_MDQM1	EBIO_MCSX2	GPIO3_15, EIC0_INT18, ICU3_IN0, UDC0_BIN0
PCFGR316 (0x01A0)	P3_16	GPIO3_16	SPI0_SSO2		PPG67_PPGA	PPG11_PPGB			EBIO_MCSX3	GPIO3_16, EIC0_INT19, ICU3_IN1, UDC0_ZIN0
PCFGR317 (0x01A2)	P3_17	GPIO3_17	SPI2_SSO2	UDC0_UDOT1	PPG68_PPGA	PPG12_PPGB			EBIO_MDATA00	GPIO3_17, EBIO_MDATA00, EIC0_INT20, ICU18_IN0
PCFGR318 (0x01A4)	P3_18	GPIO3_18	SPI2_SSO1		PPG69_PPGA	PPG13_PPGB			EBIO_MDATA01	GPIO3_18, EBIO_MDATA01, EIC0_INT21, ICU18_IN1, UDC0_AIN1
PCFGR319 (0x01A6)	P3_19	GPIO3_19	SPI1_DATA2		PPG70_PPGA	PPG14_PPGB		-	EBIO_MDATA02	GPIO3_19, EBIO_MDATA02, EIC0_INT22, SPI1_DATA2, ICU19_IN0, UDC0_BIN1
PCFGR320 (0x01A8)	P3_20	GPIO3_20	SPI1_DATA3		PPG71_PPGA	PPG15_PPGB			EBIO_MDATA03	GPIO3_20, EBIO_MDATA03, EIC0_INT23, SPI1_DATA3, ICU19_IN1, UDC0_ZIN1
PCFGR321 (0x01AA)	P3_21	GPIO3_21	SPI1_SS	OCU17_OTD0					EBIO_MDATA04	GPIO3_21, EBIO_MDATA04, SPI1_SS, EIC0_INT04
PCFGR322 (0x01AC)	P3_22	GPIO3_22	SPI1_DATA1	OCU17_OTD1					EBIO_MDATA05	GPIO3_22, EBIO_MDATA05, EIC0_INT20, SPI1_DATA1

**Table 18. Port Pin Multiplexing (Continued)**

Register (offset)	Port	Resource functional output								Possible Resource Function Input
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7	
PCFGR323 (0x01AE)	P3_23	GPIO3_23	SPI1_DATA0					RLT0_TOT	-EBIO_MDATA06	GPIO3_23, EBIO_MDATA06, EIC0_INT21, SPI1_DATA0
PCFGR324 (0x01B0)	P3_24	GPIO3_24	SPI1_CLK						-EBIO_MDATA07	GPIO3_24, EBIO_MDATA07, EIC0_INT22, SPI1_CLK, RLT1_TIN
PCFGR325 (0x01B2)	P3_25	GPIO3_25	SPI0_SS	OCU0_OTD0	PPG64_PPGB	PPG0_PPGA		RLT1_TOT	-EBIO_MDATA08	GPIO3_25, EBIO_MDATA08, SPI0_SS, EIC0_INT03
PCFGR326 (0x01B4)	P3_26	GPIO3_26	SPI0_DATA1	OCU0_OTD1	PPG65_PPGB	PPG1_PPGA		RLT2_TOT	-EBIO_MDATA09	GPIO3_26, EBIO_MDATA09, EIC0_INT24, SPI0_DATA1
PCFGR327 (0x01B6)	P3_27	GPIO3_27	SPI0_DATA0	OCU1_OTD0	PPG66_PPGB	PPG2_PPGA		RLT5_TOT	-EBIO_MDATA10	GPIO3_27, EBIO_MDATA10, EIC0_INT25, SPI0_DATA0
PCFGR328 (0x01B8)	P3_28	GPIO3_28	SPI0_CLK	OCU1_OTD1	PPG67_PPGB	PPG3_PPGA			-EBIO_MDATA11	GPIO3_28, EBIO_MDATA11, EIC0_INT26, SPI0_CLK, RLT0_TIN
PCFGR329 (0x01BA)	P3_29	GPIO3_29	SPI0_DATA2	OCU16_OTD0	PPG68_PPGB	PPG4_PPGA			-EBIO_MDATA12	GPIO3_29, EBIO_MDATA12, EIC0_INT27, SPI0_DATA2
PCFGR330 (0x01BC)	P3_30	GPIO3_30	SPI0_DATA3	OCU16_OTD1	PPG69_PPGB	PPG5_PPGA			-EBIO_MDATA13	GPIO3_30, EBIO_MDATA13, EIC0_INT28, SPI0_DATA3, RLT5_TIN
PCFGR331 (0x01BE)	P3_31	GPIO3_31	SPI1_SSO1	OCU1_OTD1_I			SG0_SGO		-EBIO_MDATA14	GPIO3_31, EBIO_MDATA14, EIC0_INT27, ICU19_IN0
PCFGR332 (0x01C0)	P3_32	GPIO3_32	SPI1_SSO2	OCU1_OTD0_I			SG0_SGA		-EBIO_MDATA15	GPIO3_32, EBIO_MDATA15, EIC0_INT28, ICU19_IN1
PCFGR333 (0x01C2)	P3_33	GPIO3_33		OCU1_OTD1_GI	UDC0_UDOT0		EBIO_MAD18	EBIO_MNALLE	-EBIO_MCASX	GPIO3_33, I2S0_ECLK, EIC0_INT01
PCFGR334 (0x01C4)	P3_34	GPIO3_34		OCU1_OTD0_GI	I2S0_SD		EBIO_MAD19	EBIO_MNCLLE	-EBIO_MRASX	GPIO3_34, I2S0_SD, EIC0_INT14, UDC0_AIN0
PCFGR335 (0x01C6)	P3_35	GPIO3_35		OCU16_OTD1_I	I2S0_WS		EBIO_MAD20	EBIO_MNWE X	-EBIO_MDWEX	GPIO3_35, I2S0_WS, UDC0_BIN0, EIC0_INT06
PCFGR336 (0x01C8)	P3_36	GPIO3_36		OCU16_OTD0_I	I2S0_SCK		EBIO_MAD21	EBIO_MNRE X	-EBIO_MCKE	GPIO3_36, I2S0_SCK, EIC0_INT18, UDC0_ZIN0
PCFGR337 (0x01CA)	P3_37	GPIO3_37		OCU16_OTD1_GI	UDC0_UDOT1		EBIO_MAD18	EBIO_MCAS X	-EBIO_MDQM0	GPIO3_37, I2S1_ECLK, EIC0_INT19

Table 18. Port Pin Multiplexing (Continued)

Register (offset)	Port	Resource functional output								Possible Resource Function Input
		POF=0	POF=1	POF=2	POF=3	POF=4	POF=5	POF=6	POF=7	
PCFGR338 (0x01CC)	P3_38	GPIO3_38		OCU16_OT D0_GI	I2S1_SD		EBIO_MAD19	EBIO_MRAS X	-EBIO_MDQM1	GPIO3_38, I2S1_SD, EIC0_INT23, UDC0_AIN1
PCFGR339 (0x01CE)	P3_39	GPIO3_39		OCU17_OT D1_I	I2S1_WS		EBIO_MAD20	EBIO_MDWE X	-EBIO_MWEX	GPIO3_39, I2S1_WS, UDC0_BIN1, EIC0_INT07
PCFGR340 (0x01D0)	P3_40	GPIO3_40		OCU17_OT D0_I	I2S1_SCK		EBIO_MAD21	EBIO_MCKE	EBIO_MOEX	GPIO3_40, I2S1_SCK, EIC0_INT29, UDC0_ZIN1
PCFGR341 (0x01D2)	P3_41	GPIO3_41	SPI1_SSO3	OCU17_OT D1_GI					-EBIO_MCLK	GPIO3_41, EIC0_INT30, ADC0_EDGI
PCFGR342 (0x01D4)	P3_42	GPIO3_42	SPI2_SSO3	OCU17_OT D0_GI			EBIO_MAD22	EBIO_MDQM 0		GPIO3_42, EBIO_RDY, EIC0_INT31

Resource Input Source

RICFG0\_ADC

Table 19. Resource Input Source Table for ADC Configurations

Register (offset)	Resource input	Register Field	Source for resource input							
			Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
ADC0EDGI (0x000C)	ADC0_EDGI	ADC0EDGIL	PORTPIN	OCU	-	-	-	-	-	-
			Ports selected by ADC0EDGI_PORTSEL register.	All the signals that are enabled by the ADC0EDGIOCU n registers AND-ed together. If they are not enabled, they are masked to '1'.	reserved	reserved	reserved	reserved	reserved	reserved
		ADC0EDGIH	PORTSEL		-	-	-	-	-	-
			0010: P1_30 is selected 0100: P0_51 is selected 0101: P2_32 is selected 0110: P3_01 is selected 0111: P3_41 is selected		reserved	reserved	reserved	reserved	reserved	reserved
ADC0EDGIO CU0 (0x000E)	ADC0_EDGI	ADC0EDGIO CU0L	OCU00	OCU01	OCU10	OCU11	-	-	-	-
			0: OCU0_OTD0 is disabled 1: OCU0_OTD0 is enabled	0: OCU0_OTD1 is disabled 1: OCU0_OTD1 is enabled	0: OCU1_OTD0 is disabled 1: OCU1_OTD0 is enabled	0: OCU1_OTD1 is disabled 1: OCU1_OTD1 is enabled	reserved	reserved	reserved	reserved
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
ADC0EDGIO CU1 (0x0010)	ADC0_EDGI	-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
ADC0EDGIO CU2 (0x0012)	ADC0_EDGI	-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
ADC0EDGIO CU3 (0x0014)	ADC0_EDGI	-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	



Table 19. Resource Input Source Table for ADC Configurations (Continued)

Register (offset)	Resource input	Register Field	Source for resource input							
			Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
ADC0EDGIO CU4 (0x0016)	ADC0_EDGI	ADC0EDGIO CU4L	OCU160	OCU161	OCU170	OCU171	-	-	-	-
			0: OCU16_OTD 0 is disabled 1: OCU16_OTD 0 is enabled	0: OCU16_OTD1 is disabled 1: OCU16_OTD1 is enabled	0: OCU17_OTD 0 is disabled 1: OCU17_OTD 0 is enabled	0: OCU17_OTD 1 is disabled 1: OCU17_OTD 1 is enabled	reserved	reserved	reserved	reserved
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
ADC0EDGIO CU5 (0x0018)	ADC0_EDGI	-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
ADC0EDGIO CU6 (0x001A)	ADC0_EDGI	-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
ADC0EDGIO CU7 (0x001C)	ADC0_EDGI	-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
ADC0TIMI (0x001E)	ADC0_TIMI	ADC0TIMIL	RLT	PPGL	PPGH	-	-	-	-	
			UFSET output of RLT that is selected by RICFGRADC0_TIMIRLT bits [3:0]	ADTRGH and ADTRGL signals of PPG0 to PPG63 ORed together	ADTRGH and ADTRGL signals of PPG64 to PPG127 ORed together	reserved	reserved	reserved	reserved	reserved
		-	-	-	-	-	-	-	-	
		-	-	-	-	-	-	-	-	
ADC0TIMIRLT (0x0020)	ADC0_TIMI	ADC0TIMIRLT	RLT				-	-	-	
			0000: RLT0_UFSET 0001: RLT1_UFSET ... 1001: RLT9_UFSET 1010 - 1111: clipped to GND (reserved in spec)				-	-	-	
		-	-	-	-	-	-	-		
		-	-	-	-	-	-	-		

**Table 19. Resource Input Source Table for ADC Configurations (Continued)**

Register (offset)	Resource input	Register Field	Source for resource input								
			Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	
ADC0ZPDEN (0x003E)	ADC0_ZPD	ADC0ZPDEN	ZPDEN					-	-	-	-
			0: ZPD disable 1: ZPD enable								

**RICFG0**
**Table 20. Resource Input Source Table (RICFG0)**

Register (offset)	Resource Input	RES-SEL[3:0]/PORTSEL[3:0]	Source for resource input									
			0	1	2	3	4	5	6	7		
			8	9	10	11	12	13	14	15		
ADC0AN26 (0x0000)	ADC0_AN26	RESSEL	-	-	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-	-	-
		PORTSEL	P1_00 (6)	P1_01 (7)	P1_02 (8)	P1_03 (9)	P1_00 (6)/P1_01 (7)	P1_01 (7)/P1_00 (6)	P1_02 (8)/P1_03 (9)	P1_03 (9)/P1_02 (8)		
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
ADC0AN27 (0x0002)	ADC0_AN27	RESSEL	-	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	-	
		PORTSEL	P1_04 (10)	P1_05 (11)	P1_06 (12)	P1_07 (13)	P1_04 (10)/P1_05 (11)	P1_05 (11)/P1_04 (10)	P1_06 (12)/P1_07 (13)	P1_07 (13)/P1_06 (12)		
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
ADC0AN28 (0x0004)	ADC0_AN28	RESSEL	-	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	-	
		PORTSEL	P1_08 (16)	P1_09 (17)	P1_10 (18)	P1_11 (19)	P1_08 (16)/P1_09 (17)	P1_09 (17)/P1_08 (16)	P1_10 (18)/P1_11 (19)	P1_11 (19)/P1_10 (18)		
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
ADC0AN29 (0x0006)	ADC0_AN29	RESSEL	-	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	-	
		PORTSEL	P1_12 (20)	P1_13 (21)	P1_14 (22)	P1_15 (23)	P1_12 (20)/P1_13 (21)	P1_13 (21)/P1_12 (20)	P1_14 (22)/P1_15 (23)	P1_15 (23)/P1_14 (22)		
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
ADC0AN30 (0x0008)	ADC0_AN30	RESSEL	-	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	-	
		PORTSEL	P1_16 (26)	P1_17 (27)	P1_18 (28)	P1_19 (29)	P1_16 (26)/P1_17 (27)	P1_17 (27)/P1_16 (26)	P1_18 (28)/P1_19 (29)	P1_19 (29)/P1_18 (28)		
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
ADC0AN31 (0x000A)	ADC0_AN31	RESSEL	-	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	-	
		PORTSEL	P1_20 (30)	P1_21 (31)	P1_22 (32)	P1_23 (33)	P1_20 (30)/P1_21 (31)	P1_21 (31)/P1_20 (30)	P1_22 (32)/P1_23 (33)	P1_23 (33)/P1_22 (32)		
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved

Table 20. Resource Input Source Table (RICFG0) (Continued)

Register (offset)	Resource Input	RES-SEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
FRT0TEXT (0x0400)	FRT0_TEXT	RESSEL	Port Sel	RLT2_TOT	RLT3_TOT	RLT0_TOT	PPG10_PPG B	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	reserved	P0_40 (136)	P0_47 (143)	P2_44 (164)	P2_45 (165)	P2_47 (167)
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
FRT1TEXT (0x0420)	FRT1_TEXT	RESSEL	Port Sel	RLT2_TOT	RLT3_TOT	RLT1_TOT	PPG11_PPG B	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	P0_41 (137)	P0_47 (143)	P2_45 (165)	P2_47 (167)	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
FRT2TEXT (0x0440)	FRT2_TEXT	RESSEL	Port Sel	RLT2_TOT	RLT3_TOT	RLT4_TOT	PPG12_PPG B	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	reserved	P0_42 (138)	P0_47 (143)	P2_45 (165)	P2_46 (166)	P2_47 (167)
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
FRT3TEXT (0x0460)	FRT3_TEXT	RESSEL	Port Sel	RLT2_TOT	RLT3_TOT	RLT5_TOT	PPG13_PPG B	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	P0_43 (139)	P0_47 (143)	P2_45 (165)	P2_47 (167)	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
ICU2IN0 (0x0840)	ICU2_IN0	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_08(110)	reserved	reserved	reserved	P0_48 (144)	P1_35 (39)	reserved
			P0_41 (137)	P1_10 (18)	P2_32 (150)	P2_40 (160)	P3_13 (80)	reserved	reserved	reserved
ICU2IN1 (0x0842)	ICU2_IN1	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_09(111)	reserved	reserved	reserved	P0_49 (145)	P1_36 (40)	reserved
			P0_42 (138)	P1_09 (17)	P2_33 (151)	P2_41 (161)	P3_14 (81)	reserved	reserved	reserved
ICU2FRTSEL (0x0844)	ICU2_FRTSEL	RESSEL	FRT2	FRT0	reserved	reserved	reserved	reserved	reserved	
			-	-	-	-	-	-	-	
		PORTSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
ICU3IN0 (0x0860)	ICU3_IN0	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_10(112)	reserved	P0_26(118)	P0_50 (146)	P1_37 (41)	reserved	P1_32 (47)
			P2_34 (154)	P2_42 (162)	P3_02 (53)	P3_15 (82)	reserved	reserved	reserved	reserved
ICU3IN1 (0x0862)	ICU3_IN1	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_11(113)	reserved	P0_27(121)	P0_51 (147)	P1_38 (42)	reserved	P1_31 (46)
			P2_35 (155)	P2_43 (163)	P3_01 (52)	P3_16 (83)	reserved	reserved	reserved	reserved

**Table 20. Resource Input Source Table (RICFG0) (Continued)**

Register (offset)	Resource Input	RES-SEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
ICU3FRTSEL (0x0864)	ICU3_FRTSEL	RESSEL	FRT3	FRT1	ICU2_TOUT0 [15:0]	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
OCU0OTD0 GATE (0x0C00)	OCU0_OTD0 Gate	RESSEL	RLT4_TOT	RLT0_TOT	PPG5_PPGA	PPG6_PPGA	OCU1_OTD0	OCU1_OTD1	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
OCU0OTD0 GM (0x0C02)	OCU0_OTD0 GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
OCU0OTD1 GATE (0x0C04)	OCU0_OTD1 Gate	RESSEL	RLT4_TOT	RLT1_TOT	PPG5_PPGA	PPG7_PPGA	OCU1_OTD0	OCU1_OTD1	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
OCU0OTD1 GM (0x0C06)	OCU0_OTD1 GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
OCU1CMP0 EXT (0x0C20)	OCU1_CMP0 EXT	RESSEL	OCU1_MTRG	OCU0_CMP0 OUT	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
OCU1FRTSEL (0x0C22)	OCU1_FRTSEL	RESSEL	FRT1	FRT0	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
OCU1OTD0 GATE (0x0C24)	OCU1_OTD0 Gate	RESSEL	RLT4_TOT	RLT2_TOT	PPG5_PPGA	PPG8_PPGA	OCU0_OTD0	OCU0_OTD1	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
OCU1OTD0 GM (0x0C26)	OCU1_OTD0 GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
OCU1OTD1 GATE (0x0C28)	OCU1_OTD1 Gate	RESSEL	RLT4_TOT	RLT3_TOT	PPG5_PPGA	PPG9_PPGA	OCU0_OTD0	OCU0_OTD1	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
OCU1OTD1 GM (0x0C2A)	OCU1_OTD1 GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
USART0SCK I (0x1400)	USART0_SCK I	RESSEL	-	-	-	-	-	-	-	-
		PORTSEL	P0_27(121)	reserved	P0_41 (137)	P0_46 (142)	P1_31 (46)	reserved	P1_09 (17)	P3_01 (52)
			P3_05 (56)	reserved	reserved	reserved	reserved	reserved	reserved	

Table 20. Resource Input Source Table (RICFG0) (Continued)

Register (offset)	Resource Input	RES-SEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
USART0SIN (0x1402)	USART0_SIN	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	P0_26(118)	reserved	reserved	P0_40 (136)	P0_45 (141)	P1_30 (45)	reserved	P0_42 (138)
			P1_08 (16)	P3_00 (49)	P3_02 (53)	P3_04 (55)	reserved	reserved	reserved	reserved
PPG0PPGA GATE (0x1C00)	PPG0_PPGA Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG0PPGA GM (0x1C02)	PPG0_PPGA GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG0PPGB GATE (0x1C04)	PPG0_PPGB Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG0PPGB GM (0x1C06)	PPG0_PPGB GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG1PPGA GATE (0x1C20)	PPG1_PPGA Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG1PPGA GM (0x1C22)	PPG1_PPGA GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG1PPGB GATE (0x1C24)	PPG1_PPGB Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG1PPGB GM (0x1C26)	PPG1_PPGB GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG2PPGA GATE (0x1C40)	PPG2_PPGA Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG2PPGA GM (0x1C42)	PPG2_PPGA GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG2PPGB GATE (0x1C44)	PPG2_PPGB Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-

**Table 20. Resource Input Source Table (RICFG0) (Continued)**

Register (offset)	Resource Input	RES-SEL[3:0]/PORTSEL[3:0]	Source for resource input								
			0	1	2	3	4	5	6	7	
			8	9	10	11	12	13	14	15	
PPG2PPGB GM (0x1C46)	PPG2_PPGB GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG3PPGA GATE (0x1C60)	PPG3_PPGA Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG3PPGA GM (0x1C62)	PPG3_PPGA GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG3PPGB GATE (0x1C64)	PPG3_PPGB Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG3PPGB GM (0x1C66)	PPG3_PPGB GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG4PPGA GATE (0x1C80)	PPG4_PPGA Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG4PPGA GM (0x1C82)	PPG4_PPGA GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG4PPGB GATE (0x1C84)	PPG4_PPGB Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG4PPGB GM (0x1C86)	PPG4_PPGB GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG5PPGA GATE (0x1CA0)	PPG5_PPGA Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG5PPGA GM (0x1CA2)	PPG5_PPGA GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG5PPGB GATE (0x1CA4)	PPG5_PPGB Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-

**Table 20. Resource Input Source Table (RICFG0) (Continued)**

Register (offset)	Resource Input	RES-SEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
PPG5PPGB GM (0x1CA6)	PPG5_PPGB GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG6PPGA GATE (0x1CC0)	PPG6_PPGA Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG6PPGA GM (0x1CC2)	PPG6_PPGA GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG6PPGB GATE (0x1CC4)	PPG6_PPGB Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG6PPGB GM (0x1CC6)	PPG6_PPGB GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG7PPGA GATE (0x1CE0)	PPG7_PPGA Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG7PPGA GM (0x1CE2)	PPG7_PPGA GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG7PPGB GATE (0x1CE4)	PPG7_PPGB Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG7PPGB GM (0x1CE6)	PPG7_PPGB GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG8PPGA GATE (0x1D00)	PPG8_PPGA Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG8PPGA GM (0x1D02)	PPG8_PPGA GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG8PPGB GATE (0x1D04)	PPG8_PPGB Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-

**Table 20. Resource Input Source Table (RICFG0) (Continued)**

Register (offset)	Resource Input	RES-SEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
PPG8PPGB GM (0x1D06)	PPG8_PPGB GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG9PPGA GATE (0x1D20)	PPG9_PPGA Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG9PPGA GM (0x1D22)	PPG9_PPGA GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG9PPGB GATE (0x1D24)	PPG9_PPGB Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG9PPGB GM (0x1D26)	PPG9_PPGB GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG10PPGA GATE (0x1D40)	PPG10_PPG A Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG10PPGA GM (0x1D42)	PPG10_PPG A GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG10PPGB GATE (0x1D44)	PPG10_PPG B Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG10PPGB GM (0x1D46)	PPG10_PPG B GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG11PPGA GATE (0x1D60)	PPG11_PPG A Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG11PPGA GM (0x1D62)	PPG11_PPG A GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG11PPGB GATE (0x1D64)	PPG11_PPG B Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-



**Table 20. Resource Input Source Table (RICFG0) (Continued)**

Register (offset)	Resource Input	RES-SEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
PPG11PPGB GM (0x1D66)	PPG11_PPG B GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG12PPGA GATE (0x1D80)	PPG12_PPG A Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG12PPGA GM (0x1D82)	PPG12_PPG A GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG12PPGB GATE (0x1D84)	PPG12_PPG B Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG12PPGB GM (0x1D86)	PPG12_PPG B GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG13PPGA GATE (0x1DA0)	PPG13_PPG A Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG13PPGA GM (0x1DA2)	PPG13_PPG A GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG13PPGB GATE (0x1DA4)	PPG13_PPG B Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG13PPGB GM (0x1DA6)	PPG13_PPG B GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG14PPGA GATE (0x1DC0)	PPG14_PPG A Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-
PPG14PPGA GM (0x1DC2)	PPG14_PPG A GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-
PPG14PPGB GATE (0x1DC4)	PPG14_PPG B Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
		PORTSEL	-	-	-	-	-	-	-	-

**Table 20. Resource Input Source Table (RICFG0) (Continued)**

Register (offset)	Resource Input	RES-SEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
PPG14PPGB GM (0x1DC6)	PPG14_PPG B GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
PPG14PPGB GM (0x1DC6)	PPG14_PPG B GateMode	PORTSEL	-	-	-	-	-	-	-	-
		-	-	-	-	-	-	-	-	-
PPG15PPGA GATE (0x1DE0)	PPG15_PPG A Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
			-	-	-	-	-	-	-	-
PPG15PPGA GATE (0x1DE0)	PPG15_PPG A Gate	PORTSEL	-	-	-	-	-	-	-	-
		-	-	-	-	-	-	-	-	-
PPG15PPGA GM (0x1DE2)	PPG15_PPG A GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
PPG15PPGA GM (0x1DE2)	PPG15_PPG A GateMode	PORTSEL	-	-	-	-	-	-	-	-
		-	-	-	-	-	-	-	-	-
PPG15PPGB GATE (0x1DE4)	PPG15_PPG B Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
			-	-	-	-	-	-	-	-
PPG15PPGB GATE (0x1DE4)	PPG15_PPG B Gate	PORTSEL	-	-	-	-	-	-	-	-
		-	-	-	-	-	-	-	-	-
PPG15PPGB GM (0x1DE6)	PPG15_PPG B GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
PPG15PPGB GM (0x1DE6)	PPG15_PPG B GateMode	PORTSEL	-	-	-	-	-	-	-	-
		-	-	-	-	-	-	-	-	-
PPGGRP0ET RG0 (0x2400)	PPGGRP0_E TRG0	RESSEL	Port Sel	OCU0_OTD0	OCU0_OTD1	OCU1_OTD0	OCU1_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
PPGGRP0ET RG0 (0x2400)	PPGGRP0_E TRG0	PORTSEL	P2_38	-	-	-	-	-	-	-
		-	-	-	-	-	-	-	-	-
PPGGRP0ET RG1 (0x2402)	PPGGRP0_E TRG1	RESSEL	Port Sel	OCU0_OTD0	OCU0_OTD1	OCU1_OTD0	OCU1_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
PPGGRP0ET RG1 (0x2402)	PPGGRP0_E TRG1	PORTSEL	P2_39	-	-	-	-	-	-	-
		-	-	-	-	-	-	-	-	-
PPGGRP0ET RG2 (0x2404)	PPGGRP0_E TRG2	RESSEL	Port Sel	OCU16_OTD0	OCU16_OTD1	OCU17_OTD0	OCU17_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
PPGGRP0ET RG2 (0x2404)	PPGGRP0_E TRG2	PORTSEL	P1_30	-	-	-	-	-	-	-
		-	-	-	-	-	-	-	-	-
PPGGRP0ET RG3 (0x2406)	PPGGRP0_E TRG3	RESSEL	Port Sel	OCU16_OTD0	OCU16_OTD1	OCU17_OTD0	OCU17_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
PPGGRP0ET RG3 (0x2406)	PPGGRP0_E TRG3	PORTSEL	P3_01	-	-	-	-	-	-	-
		-	-	-	-	-	-	-	-	-
PPGGRP0RL TTRG1 (0x2408)	PPGGRP0_R LTTRG1	RESSEL	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	RLT8_TOT
			-	-	-	-	-	-	-	-
PPGGRP0RL TTRG1 (0x2408)	PPGGRP0_R LTTRG1	PORTSEL	-	-	-	-	-	-	-	-
		-	-	-	-	-	-	-	-	-
PPGGRP1ET RG0 (0x2420)	PPGGRP1_E TRG0	RESSEL	Port Sel	OCU0_OTD0	OCU0_OTD1	OCU1_OTD0	OCU1_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
PPGGRP1ET RG0 (0x2420)	PPGGRP1_E TRG0	PORTSEL	P2_38	-	-	-	-	-	-	-
		-	-	-	-	-	-	-	-	-
PPGGRP1ET RG1 (0x2422)	PPGGRP1_E TRG1	RESSEL	Port Sel	OCU0_OTD0	OCU0_OTD1	OCU1_OTD0	OCU1_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
PPGGRP1ET RG1 (0x2422)	PPGGRP1_E TRG1	PORTSEL	P2_39	-	-	-	-	-	-	-
		-	-	-	-	-	-	-	-	-

**Table 20. Resource Input Source Table (RICFG0) (Continued)**

Register (offset)	Resource Input	RES-SEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
PPGGRP1ETRG2 (0x2424)	PPGGRP1_ETRG2	RESSEL	Port Sel	OCU16_OTD0	OCU16_OTD1	OCU17_OTD0	OCU17_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P1_30	-	-	-	-	-	-	-
PPGGRP1ETRG3 (0x2426)	PPGGRP1_ETRG3	RESSEL	Port Sel	OCU16_OTD0	OCU16_OTD1	OCU17_OTD0	OCU17_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P3_01	-	-	-	-	-	-	-
PPGGRP1RLTTRG1 (0x2428)	PPGGRP1_RLTTRG1	RESSEL	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	RLT8_TOT
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
PPGGRP2ETRG0 (0x2440)	PPGGRP2_ETRG0	RESSEL	Port Sel	OCU0_OTD0	OCU0_OTD1	OCU1_OTD0	OCU1_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P2_38	-	-	-	-	-	-	-
PPGGRP2ETRG1 (0x2442)	PPGGRP2_ETRG1	RESSEL	Port Sel	OCU0_OTD0	OCU0_OTD1	OCU1_OTD0	OCU1_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P2_39	-	-	-	-	-	-	-
PPGGRP2ETRG2 (0x2444)	PPGGRP2_ETRG2	RESSEL	Port Sel	OCU16_OTD0	OCU16_OTD1	OCU17_OTD0	OCU17_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P1_30	-	-	-	-	-	-	-
PPGGRP2ETRG3 (0x2446)	PPGGRP2_ETRG3	RESSEL	Port Sel	OCU16_OTD0	OCU16_OTD1	OCU17_OTD0	OCU17_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P3_01	-	-	-	-	-	-	-
PPGGRP2RLTTRG1 (0x2448)	PPGGRP2_RLTTRG1	RESSEL	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	RLT8_TOT
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
PPGGRP3ETRG0 (0x2460)	PPGGRP3_ETRG0	RESSEL	Port Sel	OCU0_OTD0	OCU0_OTD1	OCU1_OTD0	OCU1_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P2_38	-	-	-	-	-	-	-
PPGGRP3ETRG1 (0x2462)	PPGGRP3_ETRG1	RESSEL	Port Sel	OCU0_OTD0	OCU0_OTD1	OCU1_OTD0	OCU1_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P2_39	-	-	-	-	-	-	-
PPGGRP3ETRG2 (0x2464)	PPGGRP3_ETRG2	RESSEL	Port Sel	OCU16_OTD0	OCU16_OTD1	OCU17_OTD0	OCU17_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P1_30	-	-	-	-	-	-	-

**Table 20. Resource Input Source Table (RICFG0) (Continued)**

Register (offset)	Resource Input	RES-SEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
PPGGRP3ETRG3 (0x2466)	PPGGRP3_ETRG3	RESSEL	Port Sel	OCU16_OTD0	OCU16_OTD1	OCU17_OTD0	OCU17_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P3_01	-	-	-	-	-	-	-
PPGGRP3RLTTRG1 (0x2468)	PPGGRP3_RLTTRG1	RESSEL	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	RLT8_TOT
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-

**RICFG1**
**Table 21. Resource Input Source Table (RICFG1)**

Register (offset)	Resource Input	RESSEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
PPGGRP16ETRG0 (0x2C00)	PPGGRP16_ETRG0	RESSEL	Port Sel	OCU0_OTD0	OCU0_OTD1	OCU1_OTD0	OCU1_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P2_38	-	-	-	-	-	-	-
PPGGRP16ETRG1 (0x2C02)	PPGGRP16_ETRG1	RESSEL	Port Sel	OCU0_OTD0	OCU0_OTD1	OCU1_OTD0	OCU1_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P2_39	-	-	-	-	-	-	-
PPGGRP16ETRG2 (0x2C04)	PPGGRP16_ETRG2	RESSEL	Port Sel	OCU16_OTD0	OCU16_OTD1	OCU17_OTD0	OCU17_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P1_30	-	-	-	-	-	-	-
PPGGRP16ETRG3 (0x2C06)	PPGGRP16_ETRG3	RESSEL	Port Sel	OCU16_OTD0	OCU16_OTD1	OCU17_OTD0	OCU17_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P3_01	-	-	-	-	-	-	-
PPGGRP16RLTTRG1 (0x2C08)	PPGGRP16_RLTTRG1	RESSEL	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	RLT8_TOT
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
PPGGRP17ETRG0 (0x2C20)	PPGGRP17_ETRG0	RESSEL	Port Sel	OCU0_OTD0	OCU0_OTD1	OCU1_OTD0	OCU1_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P2_38	-	-	-	-	-	-	-
PPGGRP17ETRG1 (0x2C22)	PPGGRP17_ETRG1	RESSEL	Port Sel	OCU0_OTD0	OCU0_OTD1	OCU1_OTD0	OCU1_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P2_39	-	-	-	-	-	-	-
PPGGRP17ETRG2 (0x2C24)	PPGGRP17_ETRG2	RESSEL	Port Sel	OCU16_OTD0	OCU16_OTD1	OCU17_OTD0	OCU17_OTD1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P1_30	-	-	-	-	-	-	-

**Table 21. Resource Input Source Table (RICFG1) (Continued)**

Register (offset)	Resource Input	RESSEL[3:0]/ PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
PPGGRP17E TRG3 (0x2C26)	PPGGRP17_ ETRG3	RESSEL	Port Sel	OCU16_OTD_0	OCU16_OTD_1	OCU17_OTD_0	OCU17_OTD_1	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P3_01	-	-	-	-	-	-	-
PPGGRP17R LTTRG1 (0x2C28)	PPGGRP17_ RLTRG1	RESSEL	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	RLT8_TOT
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
CAN0RX (0x0400)	CAN0_RX	RESSEL	CAN0_RX	reserved	reserved	reserved	reserved	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	reserved	P0_42 (138)	P0_48 (144)	P0_51 (147)	P1_34 (38)	P1_00 (6)
CAN1RX (0x0420)	CAN1_RX	RESSEL	CAN1_RX	reserved	reserved	reserved	reserved	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	reserved	P0_43 (139)	P0_48 (144)	P0_50 (146)	P1_36 (40)	P1_02 (8)
FRT16TEXT (0x0C00)	FRT16_TEXT	RESSEL	Port Sel	RLT2_TOT	RLT3_TOT	RLT6_TOT	PPG64_PPG_B	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	P0_44 (140)	P0_45 (141)	P0_47 (143)	P2_40 (160)	P2_47 (167)	reserved
FRT17TEXT (0x0C20)	FRT17_TEXT	RESSEL	Port Sel	RLT2_TOT	RLT3_TOT	RLT7_TOT	PPG65_PPG_B	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	P0_45 (141)	P0_47 (143)	P2_41 (161)	P2_47 (167)	reserved	reserved
FRT18TEXT (0x0C40)	FRT18_TEXT	RESSEL	Port Sel	RLT2_TOT	RLT3_TOT	RLT8_TOT	PPG66_PPG_B	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	P0_45 (141)	P0_46 (142)	P0_47 (143)	P2_42 (162)	P2_47 (167)	reserved
FRT19TEXT (0x0C60)	FRT19_TEXT	RESSEL	Port Sel	RLT2_TOT	RLT3_TOT	RLT9_TOT	PPG67_PPG_B	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	P0_45 (141)	P0_47 (143)	P2_43 (163)	P2_47 (167)	reserved	reserved
ICU18IN0 (0x1040)	ICU18_IN0	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	P0_12(114)	reserved	P0_28(122)	reserved	reserved	reserved	P0_46 (142)
			P1_13 (21)	P1_18 (28)	P2_36 (156)	P2_44 (164)	P3_04 (55)	P3_17 (84)	reserved	reserved

**Table 21. Resource Input Source Table (RICFG1) (Continued)**

Register (offset)	Resource Input	RESSEL[3:0]/PORTSEL[3:0]	Source for resource input								
			0	1	2	3	4	5	6	7	
			8	9	10	11	12	13	14	15	
ICU18IN1 (0x1042)	ICU18_IN1	RESSEL	-	-	-	-	-	-	-	-	-
		PORTSEL	reserved	P0_13(115)	reserved	reserved	P1_24 (66)	reserved	reserved	P0_41 (137)	
ICU18FRTSEL (0x1044)	ICU18_FRTSEL	RESSEL	FRT18	FRT16	reserved	reserved	reserved	reserved	reserved	reserved	
		PORTSEL	P0_47 (143)	P2_37 (157)	P2_45 (165)	P3_05 (56)	P3_18 (85)	reserved	reserved	reserved	
ICU19IN0 (0x1060)	ICU19_IN0	RESSEL	-	-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_14(116)	reserved	reserved	P1_25 (67)	reserved	reserved	P0_42 (138)	
ICU19IN1 (0x1062)	ICU19_IN1	RESSEL	-	-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_15(117)	reserved	reserved	P1_26 (104)	reserved	reserved	P1_14 (22)	
ICU19FRTSEL (0x1064)	ICU19_FRTSEL	RESSEL	FRT19	FRT17	ICU18_TOUT0[15:0]	reserved	reserved	reserved	reserved	reserved	
		PORTSEL	-	-	-	-	-	-	-	-	
OCU16OTD0 GATE (0x1400)	OCU16_OTD0 Gate	RESSEL	RLT4_TOT	RLT5_TOT	PPG64_PPG B	PPG65_PPG B	OCU17_OTD0	OCU17_OTD1	reserved	reserved	
		PORTSEL	-	-	-	-	-	-	-	-	
OCU16OTD0 GM (0x1402)	OCU16_OTD0 GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	
		PORTSEL	-	-	-	-	-	-	-	-	
OCU16OTD1 GATE (0x1404)	OCU16_OTD1 Gate	RESSEL	RLT4_TOT	RLT6_TOT	PPG64_PPG B	PPG66_PPG B	OCU17_OTD0	OCU17_OTD1	reserved	reserved	
		PORTSEL	-	-	-	-	-	-	-	-	
OCU16OTD1 GM (0x1406)	OCU16_OTD1 GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	
		PORTSEL	-	-	-	-	-	-	-	-	
OCU17CMP0 EXT (0x1420)	OCU17_CMP0EXT	RESSEL	OCU17_MTR G	OCU16_CMP0OUT	reserved	reserved	reserved	reserved	reserved	reserved	
		PORTSEL	-	-	-	-	-	-	-	-	
OCU17FRTSEL (0x1422)	OCU17_FRTSEL	RESSEL	FRT17	FRT16	reserved	reserved	reserved	reserved	reserved	reserved	
		PORTSEL	-	-	-	-	-	-	-	-	

**Table 21. Resource Input Source Table (RICFG1) (Continued)**

Register (offset)	Resource Input	RESSEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
OCU17OTD0 GATE (0x1424)	OCU17_OTD 0 Gate	RESSEL	RLT4_TOT	RLT7_TOT	PPG64_PPG B	PPG67_PPG B	OCU16_OTD 0	OCU16_OTD 1	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
OCU17OTD0 GM (0x1426)	OCU17_OTD 0 GateMode	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
OCU17OTD1 GATE (0x1428)	OCU17_OTD 1 Gate	RESSEL	RLT4_TOT	RLT8_TOT	PPG64_PPG B	PPG68_PPG B	OCU16_OTD 0	OCU16_OTD 1	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
OCU17OTD1 GM (0x142A)	OCU17_OTD 1 GateMode	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
USART6SCKI (0x1C00)	USART6_SCKI	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	P0_27(121)	reserved	P0_41 (137)	P0_46 (142)	reserved	P1_13 (21)	P3_01 (52)	P3_05 (56)
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
USART6SIN (0x1C02)	USART6_SIN	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	P0_26(118)	P0_28(122)	reserved	P0_40 (136)	P0_45 (141)	reserved	P0_47 (143)	P1_12 (20)
			P3_00 (49)	P3_04 (55)	P3_06 (57)	reserved	reserved	reserved	reserved	reserved
PPG64PPGA GATE (0x2400)	PPG64_PPG A Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
PPG64PPGA GM (0x2402)	PPG64_PPG A GateMode	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
PPG64PPGB GATE (0x2404)	PPG64_PPG B Gate	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
PPG64PPGB GM (0x2406)	PPG64_PPG B GateMode	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
PPG65PPGA GATE (0x2420)	PPG65_PPG A Gate	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-

**Table 21. Resource Input Source Table (RICFG1) (Continued)**

Register (offset)	Resource Input	RESSEL[3:0]/PORTSEL[3:0]	Source for resource input								
			0	1	2	3	4	5	6	7	
			8	9	10	11	12	13	14	15	
PPG65PPGA GM (0x2422)	PPG65_PPG A GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG65PPGB GATE (0x2424)	PPG65_PPG B Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG65PPGB GM (0x2426)	PPG65_PPG B GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG66PPGA GATE (0x2440)	PPG66_PPG A Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG66PPGA GM (0x2442)	PPG66_PPG A GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG66PPGB GATE (0x2444)	PPG66_PPG B Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG66PPGB GM (0x2446)	PPG66_PPG B GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG67PPGA GATE (0x2460)	PPG67_PPG A Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG67PPGA GM (0x2462)	PPG67_PPG A GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG67PPGB GATE (0x2464)	PPG67_PPG B Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG67PPGB GM (0x2466)	PPG67_PPG B GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG68PPGA GATE (0x2480)	PPG68_PPG A Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-



**Table 21. Resource Input Source Table (RICFG1) (Continued)**

Register (offset)	Resource Input	RESSEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
PPG68PPGA GM (0x2482)	PPG68_PPG A GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
PPG68PPGB GATE (0x2484)	PPG68_PPG B Gate	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
PPG68PPGB GM (0x2486)	PPG68_PPG B GateMode	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
PPG69PPGA GATE (0x24A0)	PPG69_PPG A Gate	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
PPG69PPGA GM (0x24A2)	PPG69_PPG A GateMode	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
PPG69PPGB GATE (0x24A4)	PPG69_PPG B Gate	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
PPG69PPGB GM (0x24A6)	PPG69_PPG B GateMode	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
PPG70PPGA GATE (0x24C0)	PPG70_PPG A Gate	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
PPG70PPGA GM (0x24C2)	PPG70_PPG A GateMode	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
PPG70PPGB GATE (0x24C4)	PPG70_PPG B Gate	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved
PPG70PPGB GM (0x24C6)	PPG70_PPG B GateMode	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT
PPG71PPGA GATE (0x24E0)	PPG71_PPG A Gate	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-

**Table 21. Resource Input Source Table (RICFG1) (Continued)**

Register (offset)	Resource Input	RESSEL[3:0]/PORTSEL[3:0]	Source for resource input								
			0	1	2	3	4	5	6	7	
			8	9	10	11	12	13	14	15	
PPG71PPGA GM (0x24E2)	PPG71_PPG A GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG71PPGB GATE (0x24E4)	PPG71_PPG B Gate	RESSEL	1	RLT1_TOT	RLT2_TOT	RLT3_TOT	RLT4_TOT	RLT5_TOT	RLT6_TOT	RLT7_TOT	
		PORTSEL	-	-	-	-	-	-	-	-	-
PPG71PPGB GM (0x24E6)	PPG71_PPG B GateMode	RESSEL	Async	Sync	reserved	reserved	reserved	reserved	reserved	reserved	reserved
		PORTSEL	-	-	-	-	-	-	-	-	-

**RICFG3**
**Table 22. Resource Input Source Table (RICFG3)**

Register (offset)	Resource Input	RESSEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
RLT0TIN (0x0800)	RLT0_TIN	RESSEL	Port Sel	RLT9_TOT	RLT9_UFSE T	RLT1_TOT	PPG0_PPGA	MCLKDIV4	RCCLKDIV4	reserved
		PORTSEL	reserved	P0_47 (143)	reserved	P1_11 (19)	P2_43 (163)	P3_28 (99)	reserved	reserved
RLT1TIN (0x0820)	RLT1_TIN	RESSEL	Port Sel	RLT0_TOT	RLT0_UFSE T	RLT2_TOT	PPG1_PPGA	MCLKDIV4	RCCLKDIV4	reserved
		PORTSEL	reserved	P0_51 (147)	reserved	P1_15 (23)	P2_39 (159)	P3_24 (93)	reserved	reserved
RLT2TIN (0x0840)	RLT2_TIN	RESSEL	Port Sel	RLT1_TOT	RLT1_UFSE T	RLT3_TOT	PPG2_PPGA	MCLKDIV4	RCCLKDIV4	reserved
		PORTSEL	P0_11(113)	P0_43 (139)	reserved	P1_19 (29)	P2_35 (155)	P3_12 (63)	reserved	reserved
RLT3TIN (0x0860)	RLT3_TIN	RESSEL	Port Sel	RLT2_TOT	RLT2_UFSE T	RLT4_TOT	PPG3_PPGA	MCLKDIV4	RCCLKDIV4	reserved
		PORTSEL	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
RLT4TIN (0x0880)	RLT4_TIN	RESSEL	Port Sel	RLT3_TOT	RLT3_UFSE T	RLT5_TOT	PPG4_PPGA	USART0_SO T	USART6_SO T	reserved
		PORTSEL	P0_27(121)	P0_46 (142)	P1_31 (46)	reserved	P1_09 (17)	P3_05 (56)	reserved	reserved

**Table 22. Resource Input Source Table (RICFG3) (Continued)**

Register (offset)	Resource Input	RESSEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
RLT5TIN (0x08A0)	RLT5_TIN	RESSEL	Port Sel	RLT4_TOT	RLT4_UFSE ┐	RLT6_TOT	PPG5_PPGA	USART0_SO ┐	USART6_SO ┐	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	P0_40 (136)	reserved	reserved	P1_12 (20)	P3_00 (49)	P3_30 (101)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
RLT6TIN (0x08C0)	RLT6_TIN	RESSEL	Port Sel	RLT5_TOT	RLT5_UFSE ┐	RLT7_TOT	PPG6_PPGA	UDC0_UDOT 0	UDC0_UDOT 1	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	P0_41 (137)	reserved	P1_13 (21)	P3_01 (52)	reserved	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
RLT7TIN (0x08E0)	RLT7_TIN	RESSEL	Port Sel	RLT6_TOT	RLT6_UFSE ┐	RLT8_TOT	PPG7_PPGA	UDC0_UDOT 0	UDC0_UDOT 1	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	reserved	P2_38 (158)	P2_45 (165)	reserved	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
RLT8TIN (0x0900)	RLT8_TIN	RESSEL	Port Sel	RLT7_TOT	RLT7_UFSE ┐	RLT9_TOT	PPG8_PPGA	UDC0_UDOT 0	UDC0_UDOT 1	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	reserved	P2_37 (157)	P2_41 (161)	reserved	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
RLT9TIN (0x0920)	RLT9_TIN	RESSEL	Port Sel	RLT8_TOT	RLT8_UFSE ┐	RLT0_TOT	PPG9_PPGA	UDC0_UDOT 0	UDC0_UDOT 1	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	reserved	P2_36 (156)	P2_42 (162)	reserved	reserved	reserved
			P0_09(111)	reserved	reserved	reserved	reserved	reserved	reserved	reserved
UDC0AIN0 (0x1000)	UDC0_AIN0	RESSEL	Port Sel	RLT0_TOT	RLT3_TOT	RLT7_TOT	reserved	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	P1_34 (38)	reserved	P0_44 (140)	P2_33 (151)	P3_14 (81)	P3_34 (69)
			P0_08(110)	reserved	reserved	reserved	reserved	reserved	reserved	reserved
UDC0AIN1 (0x1004)	UDC0_AIN1	RESSEL	Port Sel	RLT1_TOT	RLT4_TOT	RLT7_TOT	reserved	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P0_12(114)	reserved	reserved	reserved	P0_48 (144)	P2_37 (157)	P3_04 (55)	P3_18 (85)
			P3_38 (73)	reserved	reserved	reserved	reserved	reserved	reserved	reserved
UDC0BIN0 (0x1008)	UDC0_BIN0	RESSEL	Port Sel	RLT1_TOT	RLT4_TOT	RLT8_TOT	reserved	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P0_09(111)	reserved	P1_35 (39)	reserved	P0_45 (141)	P2_34 (154)	P3_15 (82)	P3_35 (70)
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved

Table 22. Resource Input Source Table (RICFG3) (Continued)

Register (offset)	Resource Input	RESSEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
UDC0BIN1 (0x100C)	UDC0_BIN1	RESSEL	Port Sel	RLT2_TOT	RLT5_TOT	RLT8_TOT	reserved	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P0_13(115)	reserved	reserved	reserved	P0_49 (145)	P2_38 (158)	P3_05 (56)	P3_19 (86)
			P3_39 (74)	reserved	reserved	reserved	reserved	reserved	reserved	reserved
UDC0ZIN0 (0x1010)	UDC0_ZIN0	RESSEL	Port Sel	RLT2_TOT	RLT5_TOT	RLT9_TOT	PPG0_PPGA	PPG1_PPGA	PPG2_PPGA	PPG3_PPGA
			-	-	-	-	-	-	-	-
		PORTSEL	P0_10(112)	reserved	P1_36 (40)	reserved	P0_46 (142)	P2_35 (155)	P3_16 (83)	P3_36 (71)
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
UDC0ZIN1 (0x1014)	UDC0_ZIN1	RESSEL	Port Sel	RLT3_TOT	RLT6_TOT	RLT9_TOT	PPG0_PPGA	PPG1_PPGA	PPG2_PPGA	PPG3_PPGA
			-	-	-	-	-	-	-	-
		PORTSEL	P0_14(116)	reserved	reserved	reserved	P0_50 (146)	P2_39 (159)	P3_06 (57)	P3_20 (87)
			P3_40 (75)	reserved	reserved	reserved	reserved	reserved	reserved	reserved

RICFG4

Table 23. Resource Input Source Table (RICFG4)

Register (offset)	Resource Input	RESSEL[3:0]/PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
I2S0ECLK (0x1000)	I2S0_ECLK	RESSEL	Port Sel	SPECIAL0_C LK_PERI1	reserved	reserved	reserved	reserved	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	P0_12(114)	reserved	reserved	P1_24 (66)	P2_32 (150)	P2_36 (156)	P2_40 (160)	P3_33 (68)
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
I2S0SCKI (0x1004)	I2S0_SCKI	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	P0_15(117)	reserved	reserved	P2_35 (155)	P2_39 (159)	P2_43 (163)	P3_36 (71)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
I2S0SDI (0x1008)	I2S0_SDI	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	P0_13(115)	reserved	reserved	P2_33 (151)	P2_37 (157)	P2_41 (161)	P3_34 (69)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
I2S0WSI (0x100C)	I2S0_WSI	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	P0_14(116)	reserved	reserved	P2_34 (154)	P2_38 (158)	P2_42 (162)	P3_35 (70)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved

**Table 23. Resource Input Source Table (RICFG4) (Continued)**

Register (offset)	Resource Input	RESSEL[3:0] / PORTSEL[3:0]	Source for resource input								
			0	1	2	3	4	5	6	7	
			8	9	10	11	12	13	14	15	
I2S1ECLK (0x1020)	I2S1_ECLK	RESSEL	Port Sel	SPECIALO_C LK_PERI1	reserved	reserved	reserved	reserved	reserved	reserved	reserved
			-	-	-	-	-	-	-	-	-
		PORTSEL	P0_12(114)	reserved	reserved	P1_24 (66)	P2_32 (150)	P2_36 (156)	P2_44 (164)	P3_37 (72)	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
I2S1SCKI (0x1024)	I2S1_SCKI	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	P0_15(117)	reserved	P1_27 (105)	P2_35 (155)	P2_39 (159)	P2_47 (167)	P3_40 (75)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
I2S1SDI (0x1028)	I2S1_SDI	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	P0_13(115)	reserved	P1_25 (67)	P2_33 (151)	P2_37 (157)	P2_45 (165)	P3_38 (73)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
I2S1WSI (0x102C)	I2S1_WSI	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	P0_14(116)	reserved	P1_26 (104)	P2_34 (154)	P2_38 (158)	P2_46 (166)	P3_39 (74)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
SPI0CLKI (0x1C00)	SPI0_CLKI	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_11(113)	P0_47 (143)	P1_11 (19)	P2_35 (155)	P2_43 (163)	P3_28 (99)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
SPI0DATA0I (0x1C04)	SPI0_DATA0I	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_10(112)	P0_46 (142)	P1_10 (18)	P2_34 (154)	P2_42 (162)	P3_27 (98)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
SPI0DATA1I (0x1C08)	SPI0_DATA1I	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	reserved	P09(111)	P0_45 (141)	P1_09 (17)	P2_33 (151)	P2_41 (161)	P3_26 (97)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
SPI0DATA2I (0x1C0C)	SPI0_DATA2I	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	P0_13(114)	P0_48 (144)	P3_29 (100)	reserved	reserved	reserved	reserved	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
SPI0DATA3I (0x1C10)	SPI0_DATA3I	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	P0_14(115)	P0_50 (146)	P3_30 (101)	reserved	reserved	reserved	reserved	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	

**Table 23. Resource Input Source Table (RICFG4) (Continued)**

Register (offset)	Resource Input	RESSEL[3:0] / PORTSEL[3:0]	Source for resource input									
			0	1	2	3	4	5	6	7		
			8	9	10	11	12	13	14	15		
SPI0MSTART (0x1C14)	SPI0_MSTAR T	RESSEL	RLT0_TOT	RLT3_TOT	RLT6_TOT	RLT9_TOT	PPG64_PPG B	OCU16_OTD 0	reserved	reserved		
		PORTSEL	-	-	-	-	-	-	-	-	-	
SPI0SSI (0x1C18)	SPI0_SSI	RESSEL	-	-	-	-	-	-	-	-		
		PORTSEL	reserved	P0_08(110)	P0_44 (140)	P1_08 (16)	P2_32 (150)	P2_40 (160)	P3_25 (96)	reserved	reserved	
SPI1CLKI (0x1C20)	SPI1_CLKI	RESSEL	-	-	-	-	-	-	-	-		
		PORTSEL	reserved	reserved	P0_51 (147)	P1_15 (23)	P2_39 (159)	P2_43 (163)	P3_24 (93)	reserved	reserved	
SPI1DATA0I (0x1C24)	SPI1_DATA0I	RESSEL	-	-	-	-	-	-	-	-		
		PORTSEL	reserved	reserved	P0_50 (146)	P1_14 (22)	P2_38 (158)	P2_42 (162)	P3_23 (92)	reserved	reserved	
SPI1DATA1I (0x1C28)	SPI1_DATA1I	RESSEL	-	-	-	-	-	-	-	-		
		PORTSEL	reserved	reserved	P0_49 (145)	P1_13 (21)	P2_37 (157)	P2_41 (161)	P3_22 (91)	reserved	reserved	
SPI1DATA2I (0x1C2C)	SPI1_DATA2I	RESSEL	-	-	-	-	-	-	-	-		
		PORTSEL	reserved	reserved	P2_32 (150)	P3_19 (86)	reserved	reserved	reserved	reserved	reserved	
SPI1DATA3I (0x1C30)	SPI1_DATA3I	RESSEL	-	-	-	-	-	-	-	-		
		PORTSEL	reserved	reserved	P2_33 (151)	P3_20 (87)	reserved	reserved	reserved	reserved	reserved	
SPI1MSTART (0x1C34)	SPI1_MSTAR T	RESSEL	RLT0_TOT	RLT3_TOT	RLT6_TOT	RLT9_TOT	PPG64_PPG B	OCU16_OTD 0	reserved	reserved		
		PORTSEL	-	-	-	-	-	-	-	-	-	
SPI1SSI (0x1C38)	SPI1_SSI	RESSEL	-	-	-	-	-	-	-	-		
		PORTSEL	reserved	reserved	P0_48 (144)	P1_12 (20)	P2_36 (156)	P2_40 (160)	P3_21 (88)	reserved	reserved	

**Table 23. Resource Input Source Table (RICFG4) (Continued)**

Register (offset)	Resource Input	RESSEL[3:0] / PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
SPI2CLKI (0x1C40)	SPI2_CLKI	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	P0_11(113)	P0_43 (139)	P1_19 (29)	P2_35 (155)	P2_39 (159)	P3_12 (63)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
SPI2DATA0I (0x1C44)	SPI2_DATA0I	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_10(112)	P0_42 (138)	P1_18 (28)	P2_34 (154)	P2_38 (158)	P3_11 (62)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
SPI2DATA1I (0x1C48)	SPI2_DATA1I	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_09(111)	P0_41 (137)	P1_17 (27)	P2_33 (151)	P2_37 (157)	P3_10 (61)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
SPI2DATA2I (0x1C4C)	SPI2_DATA2I	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_44 (140)	P3_13 (80)	reserved	reserved	reserved	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
SPI2DATA3I (0x1C50)	SPI2_DATA3I	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_45 (141)	P3_14 (81)	reserved	reserved	reserved	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
SPI2MSTART (0x1C54)	SPI2_MSTAR T	RESSEL	RLT0_TOT	RLT3_TOT	RLT6_TOT	RLT9_TOT	PPG64_PPG B	OCU16_OTD 0	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
SPI2SSI (0x1C58)	SPI2SSI	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_08(110)	P0_40 (136)	P1_16 (26)	P2_32 (150)	P2_36 (156)	P3_09 (60)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved

**RICFG7**
**Table 24. Resource Input Source Table (RICFG7)**

Register (offset)	Resource Input	RESSEL[3:0] /PORTSEL [3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
EIC0INT00 (0x1000)	EIC0_INT00	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	P0_63 (149)	P1_08 (16)	P3_08 (59)	reserved	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT01 (0x1004)	EIC0_INT01	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	P1_33 (48)	reserved	P1_09 (17)	P3_33 (68)	reserved	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT02 (0x1008)	EIC0_INT02	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	reserved	reserved	P1_10 (18)	P3_03 (54)	P3_10 (61)	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT03 (0x100C)	EIC0_INT03	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_08(110)	P0_44 (140)	P1_11 (19)	P1_08 (16)	P2_32 (150)	P2_40 (160)	P3_25 (96)
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT04 (0x1010)	EIC0_INT04	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	reserved	P0_48 (144)	P1_12 (20)	P2_36 (156)	P2_40 (160)	P3_21 (88)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT05 (0x1014)	EIC0_INT05	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	P0_08(110)	P0_40 (136)	P1_13 (21)	P1_16 (26)	P2_32 (150)	P2_36 (156)	P3_09 (60)
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT06 (0x1018)	EIC0_INT06	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	P0_14(116)	reserved	reserved	P1_14 (22)	P2_34 (154)	P2_38 (158)	P2_42 (162)	P3_35 (70)
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT07 (0x101C)	EIC0_INT07	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	P0_14(116)	reserved	P1_26 (104)	P1_15 (23)	P2_34 (154)	P2_38 (158)	P2_46 (166)	P3_39 (74)
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT08 (0x1020)	EIC0_INT08	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	
		PORTSEL	reserved	reserved	reserved	P0_42 (138)	P0_48 (144)	P0_51 (147)	P1_34 (38)	P1_00 (6)
			P2_41 (161)	P2_44 (164)	P2_46 (166)	reserved	reserved	reserved	reserved	reserved



Table 24. Resource Input Source Table (RICFG7) (Continued)

Register (offset)	Resource Input	RESSEL[3:0] /PORTSEL [3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
EIC0INT09 (0x1024)	EIC0_INT09	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	reserved	P0_43 (139)	P0_48 (144)	P0_50 (146)	P1_36 (40)	P1_02 (8)
			P2_41 (161)	P2_45 (165)	P2_47 (167)	reserved	reserved	reserved	reserved	reserved
EIC0INT10 (0x1028)	EIC0_INT10	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	reserved	P0_42 (138)	P0_49 (145)	P0_50 (146)	P1_38 (42)	P1_16 (26)
			P2_40 (160)	P2_45 (165)	P2_46 (166)	reserved	reserved	reserved	reserved	reserved
EIC0INT11 (0x102C)	EIC0_INT11	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	P0_26(118)	reserved	reserved	P0_40 (136)	P0_45 (141)	P1_30 (45)	reserved	P0_42 (138)
			P1_08 (16)	P3_00 (49)	P3_02 (53)	P3_04 (55)	reserved	reserved	reserved	reserved
EIC0INT12 (0x1030)	EIC0_INT12	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	P0_26(118)	P0_28(122)	reserved	P0_40 (136)	P0_45 (141)	reserved	P0_47 (143)	P1_12 (20)
			P3_00 (49)	P3_04 (55)	P3_06 (57)	reserved	reserved	reserved	reserved	reserved
EIC0INT13 (0x1034)	EIC0_INT13	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	P1_37 (41)	P1_02 (8)	P1_16 (26)	reserved	reserved	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT14 (0x1038)	EIC0_INT14	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	reserved	P1_17 (27)	reserved	P3_11 (62)	P3_34 (69)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT15 (0x103C)	EIC0_INT15	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	P0_41 (137)	reserved	P1_18 (28)	reserved	P3_12 (63)	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT16 (0x1040)	EIC0_INT16	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	P0_46 (142)	reserved	P1_19 (29)	reserved	P3_13 (80)	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT17 (0x1044)	EIC0_INT17	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	P0_47 (143)	reserved	P1_20 (30)	reserved	P3_14 (81)	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved

**Table 24. Resource Input Source Table (RICFG7) (Continued)**

Register (offset)	Resource Input	RESSEL[3:0] /PORTSEL [3:0]	Source for resource input								
			0	1	2	3	4	5	6	7	
			8	9	10	11	12	13	14	15	
EIC0INT18 (0x1048)	EIC0_INT18	RESSEL	-	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	reserved	P1_21 (31)	reserved	P3_15 (82)	P3_36 (71)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
EIC0INT19 (0x104C)	EIC0_INT19	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	P0_09(111)	P1_24 (66)	reserved	P1_22 (32)	reserved	P3_16 (83)	P3_37 (72)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
EIC0INT20 (0x1050)	EIC0_INT20	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	P0_10(112)	P1_25 (67)	reserved	P1_23 (33)	reserved	P3_17 (84)	P3_22 (91)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
EIC0INT21 (0x1054)	EIC0_INT21	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	P0_11(113)	P1_27 (105)	reserved	reserved	reserved	P3_18 (85)	P3_23 (92)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
EIC0INT22 (0x1058)	EIC0_INT22	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	P0_12(114)	P1_28 (106)	reserved	reserved	reserved	P3_19 (86)	P3_24 (93)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
EIC0INT23 (0x105C)	EIC0_INT23	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	P0_13(115)	P1_29 (107)	reserved	reserved	reserved	P3_20 (87)	P3_38 (73)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
EIC0INT24 (0x1060)	EIC0_INT24	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	P0_15(117)	P1_31 (46)	P0_62 (148)	reserved	reserved	P3_26 (97)	reserved	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
EIC0INT25 (0x1064)	EIC0_INT25	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	reserved	P1_32 (47)	P1_00 (6)	reserved	reserved	P3_27 (98)	reserved	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	
EIC0INT26 (0x1068)	EIC0_INT26	RESSEL	-	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-	
		PORTSEL	reserved	P1_35 (39)	P1_01 (7)	reserved	reserved	P2_33 (151)	P3_28 (99)	reserved	
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved	

Table 24. Resource Input Source Table (RICFG7) (Continued)

Register (offset)	Resource Input	RESSEL[3:0] /PORTSEL [3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
EIC0INT27 (0x106C)	EIC0_INT27	RESSEL	-	-	-	-	-	-	-	-
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	P1_03 (9)	reserved	reserved	P3_01 (52)	P3_29 (100)	P3_31 (102)
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT28 (0x1070)	EIC0_INT28	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	P1_04 (10)	reserved	reserved	P3_02 (53)	P3_30 (101)	P3_32 (103)
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT29 (0x1074)	EIC0_INT29	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-
		PORTSEL	P0_27(121)	reserved	P1_05 (11)	reserved	P2_35 (155)	P3_05 (56)	P3_40 (75)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT30 (0x1078)	EIC0_INT30	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	P1_06 (12)	reserved	P2_37 (157)	P3_06 (57)	P3_41 (76)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0INT31 (0x107C)	EIC0_INT31	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	P1_07 (13)	reserved	P2_39 (159)	P3_07 (58)	P3_42 (77)	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
EIC0NMI (0x1080)	EIC0_NMI	RESSEL	-	-	-	-	-	-	-	
			-	-	-	-	-	-	-	-
		PORTSEL	reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved
			reserved	reserved	reserved	reserved	reserved	reserved	reserved	reserved

**RICFG8**
**Table 25. Resource Input Source Table (RICFG8)**

Register (offset)	Resource Input	RESSEL[3:0]/ PORTSEL[3:0]	Source for resource input							
			0	1	2	3	4	5	6	7
			8	9	10	11	12	13	14	15
HSSPI0MSTART (0x0000)	HSSPI0_MSTAR T	RESSEL	RLT0_TOT	RLT3_TOT	RLT6_TOT	RLT9_TOT	PPG64_PPGB	OCU16_OTD0	reserved	reserved
			-	-	-	-	-	-	-	-
		PORTSEL	-	-	-	-	-	-	-	-

**I/O Pin Types**

**Table 26. Pin Circuit type of QPF-240**

Pin Number	IO_TYPE
1	supply
2	supply
3	supply
4	supply
5	supply
6	SMC_IO
7	SMC_IO
8	SMC_IO
9	SMC_IO
10	SMC_IO
11	SMC_IO
12	SMC_IO
13	SMC_IO
14	SMC_IO
15	SMC_IO
16	supply
17	supply
18	supply
19	supply
20	SMC_IO
21	SMC_IO
22	SMC_IO
23	SMC_IO
24	SMC_IO
25	SMC_IO
26	SMC_IO
27	SMC_IO
28	supply
29	supply
30	supply
31	supply
32	SMC_IO
33	SMC_IO
34	SMC_IO
35	SMC_IO
36	SMC_IO
37	SMC_IO
38	SMC_IO

**Table 26. Pin Circuit type of QPF-240 (Continued)**

Pin Number	IO_TYPE
39	SMC_IO
40	supply
41	supply
42	supply
43	supply
44	supply
45	supply
46	supply
47	supply
48	BIDI33_IO
49	BIDI33_IO
50	BIDI33_IO
51	BIDI33_IO
52	BIDI33_IO
53	BIDI33_IO
54	BIDI33_IO
55	BIDI33_IO
56	BIDI33_IO
57	supply
58	supply
59	supply
60	supply
61	NA
62	BIDI33_IO
63	BIDI33_IO
64	BIDI33_IO
65	BIDI33_IO
66	BIDI33_IO
67	BIDI33_IO
68	BIDI33_IO
69	supply
70	supply
71	supply
72	supply
73	BIDI33_IO
74	BIDI33_IO
75	BIDI33_IO
76	BIDI33_IO
77	BIDI33_IO

**Table 26. Pin Circuit type of QPF-240 (Continued)**

Pin Number	IO_TYPE
78	BIDI33_IO
79	BIDI33_IO
80	BIDI33_IO
81	BIDI33_IO
82	BIDI33_IO
83	BIDI33_IO
84	BIDI33_IO
85	supply
86	supply
87	supply
88	supply
89	BIDI33_IO
90	BIDI33_IO
91	BIDI33_IO
92	BIDI33_IO
93	BIDI33_IO
94	BIDI33_IO
95	BIDI33_IO
96	BIDI33_IO
96	BIDI33_IO
97	BIDI33_IO
98	BIDI33_IO
99	BIDI33_IO
100	BIDI33_IO
101	supply
102	supply
103	BIDI33_IO
104	BIDI33_IO
105	BIDI33_IO
106	BIDI33_IO
107	BIDI33_IO
108	BIDI33_IO
109	BIDI33_IO
110	BIDI33_IO
111	BIDI33_IO
112	BIDI33_IO
113	supply
114	supply
115	BIDI33_IO

**Table 26. Pin Circuit type of QPF-240 (Continued)**

Pin Number	IO_TYPE
116	BIDI33_IO
117	BIDI33_IO
118	BIDI33_IO
119	BIDI33_IO
120	NA
121	supply
122	supply
123	BIDI33_IO
124	BIDI33_IO
125	BIDI33_IO
126	BIDI33_IO
127	supply
128	BIDI33_IO
129	supply
130	BIDI33_IO
131	BIDI33_IO
132	BIDI33_IO
133	BIDI33_IO
134	BIDI33_IO
135	BIDI33_IO
136	BIDI33_IO
137	supply
138	supply
139	BIDI33_IO
140	BIDI33_IO
141	BIDI33_IO
142	BIDI33_IO
143	BIDI33_IO
144	BIDI33_IO
145	BIDI33_IO
146	supply
147	supply
148	BIDI33_IO
149	BIDI33_IO
150	BIDI33_IO
151	BIDI33_IO
152	BIDI33_IO
153	BIDI33_IO
154	BIDI33_IO

**Table 26. Pin Circuit type of QPF-240 (Continued)**

Pin Number	IO_TYPE
155	BIDI33_IO
156	BIDI33_IO
157	BIDI33_IO
158	supply
159	supply
160	supply
161	BIDI33_IO
162	BIDI33_IO
163	BIDI33_IO
164	supply
165	NA
166	supply
167	X1_IO
168	X0_IO
169	supply
170	supply
171	X0A_IO
172	X1A_IO
173	MODE_IO
174	NA
175	MODE_IO
176	supply
177	supply
178	NA
179	NA
180	NA
181	NA
182	NA
183	NA
184	supply
185	supply
186	supply
187	supply
188	supply
189	supply
190	BIDI50_IO
191	BIDI50_IO
192	BIDI50_IO
193	BIDI50_IO

**Table 26. Pin Circuit type of QPF-240 (Continued)**

Pin Number	IO_TYPE
194	BIDI50_IO
195	BIDI50_IO
196	BIDI50_IO
197	BIDI50_IO
198	BIDI50_IO
199	BIDI50_IO
200	BIDI50_IO
201	BIDI50_IO
202	I2C_IO
203	I2C_IO
204	BIDI50_IO
205	BIDI50_IO
206	NA
207	supply
208	supply
209	supply
210	supply
211	BIDI50_IO
212	BIDI50_IO
213	BIDI50_IO
214	BIDI50_IO
215	BIDI50_IO
216	NA
217	BIDI50_IO
218	BIDI50_IO
219	BIDI50_IO
220	BIDI50_IO
221	BIDI50_IO
222	BIDI50_IO
223	BIDI50_IO
242	BIDI50_IO
225	BIDI50_IO
226	supply
227	supply
228	supply
229	supply
230	JTAGO
231	JTAGIUP
232	JTAGIUP

**Table 26. Pin Circuit type of QFP-240 (Continued)**

Pin Number	IO_TYPE
233	supply
234	supply
235	supply
236	supply
237	JTAGIUP
238	JTAGIDN
239	NA
240	NA

**Table 27. Pin Circuit type of QFP-176 (Continued)**

Pin Number	IO_TYPE
29	SMC_IO
30	SMC_IO
31	SMC_IO
32	SMC_IO
33	SMC_IO
34	supply
35	supply
36	supply
37	supply
38	BIDI33_IO
39	BIDI33_IO
40	BIDI33_IO
41	BIDI33_IO
42	BIDI33_IO
43	supply
44	supply
45	BIDI33_IO
46	BIDI33_IO
47	BIDI33_IO
48	BIDI33_IO
49	BIDI33_IO
50	supply
51	supply
52	BIDI33_IO
53	BIDI33_IO
54	BIDI33_IO
55	BIDI33_IO
56	BIDI33_IO
57	BIDI33_IO
58	BIDI33_IO
59	BIDI33_IO
60	BIDI33_IO
61	BIDI33_IO
62	BIDI33_IO
63	BIDI33_IO
64	supply
65	supply
66	BIDI33_IO
67	BIDI33_IO

**Table 27. Pin Circuit type of QFP-176**

Pin Number	IO_TYPE
1	supply
2	supply
3	supply
4	supply
5	supply
6	SMC_IO
7	SMC_IO
8	SMC_IO
9	SMC_IO
10	SMC_IO
11	SMC_IO
12	SMC_IO
13	SMC_IO
14	supply
15	supply
16	SMC_IO
17	SMC_IO
18	SMC_IO
19	SMC_IO
20	SMC_IO
21	SMC_IO
22	SMC_IO
23	SMC_IO
24	supply
25	supply
26	SMC_IO
27	SMC_IO
28	SMC_IO



**Table 27. Pin Circuit type of QFP-176 (Continued)**

Pin Number	IO_TYPE
68	BIDI33_IO
69	BIDI33_IO
70	BIDI33_IO
71	BIDI33_IO
72	BIDI33_IO
73	BIDI33_IO
74	BIDI33_IO
75	BIDI33_IO
76	BIDI33_IO
77	BIDI33_IO
78	supply
79	supply
80	BIDI33_IO
81	BIDI33_IO
82	BIDI33_IO
83	BIDI33_IO
84	BIDI33_IO
85	BIDI33_IO
86	BIDI33_IO
87	BIDI33_IO
88	BIDI33_IO
89	supply
90	supply
91	BIDI33_IO
92	BIDI33_IO
93	BIDI33_IO
94	supply
95	supply
96	BIDI33_IO
97	BIDI33_IO
98	BIDI33_IO
99	BIDI33_IO
100	BIDI33_IO
101	BIDI33_IO
102	BIDI33_IO
103	BIDI33_IO
104	BIDI33_IO
105	BIDI33_IO
106	BIDI33_IO

**Table 27. Pin Circuit type of QFP-176 (Continued)**

Pin Number	IO_TYPE
107	BIDI33_IO
108	supply
109	supply
110	BIDI33_IO
111	BIDI33_IO
112	BIDI33_IO
113	BIDI33_IO
114	BIDI33_IO
115	BIDI33_IO
116	BIDI33_IO
117	BIDI33_IO
118	BIDI33_IO
119	supply
120	supply
121	BIDI33_IO
122	BIDI33_IO
123	supply
124	supply
125	X1_IO
126	X0_IO
127	supply
128	X0A_IO
129	X1A_IO
130	MODE_IO
131	MODE_IO
132	supply
133	supply
134	supply
135	supply
136	BIDI50_IO
137	BIDI50_IO
138	BIDI50_IO
139	BIDI50_IO
140	BIDI50_IO
141	BIDI50_IO
142	BIDI50_IO
143	BIDI50_IO
144	BIDI50_IO
145	BIDI50_IO

**Table 27. Pin Circuit type of QFP-176 (Continued)**

Pin Number	IO_TYPE
146	BIDI50_IO
147	BIDI50_IO
148	I2C_IO
149	I2C_IO
150	BIDI50A_IO
151	BIDI50A_IO
152	supply
153	supply
154	BIDI50A_IO
155	BIDI50A_IO
156	BIDI50A_IO
157	BIDI50A_IO
158	BIDI50A_IO
159	BIDI50A_IO
160	BIDI50_IO
161	BIDI50_IO
162	BIDI50_IO
163	BIDI50_IO
164	BIDI50_IO
165	BIDI50_IO
166	BIDI50_IO
167	BIDI50_IO
168	supply
169	supply
170	BIDI50_IO
171	BIDI50_IO
172	BIDI50_IO
173	supply
174	supply
175	BIDI50_IO
176	BIDI50_IO

IO Circuit Types

Table 28. IO Circuit Type










Type	Circuit	Remarks
MAINOSC	 <p>The diagram shows two pins, X1 and X0. A resistor R is connected between them. The X1 pin is connected to the input of an oscillator circuit. The X0 pin is connected to the input of a multiplexer. The multiplexer has two inputs: one from the oscillator and one from an FCI input. The output of the multiplexer is Xout. A control signal 'FCI or osc disable' is connected to the multiplexer's select input.</p>	<p>High-speed oscillation circuit: Programmable between oscillation mode (external crystal or resonator connected to X0/X1pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin)</p> <p>Note The built-in feedback resistor 'R' (1M<math>\Omega</math> typical) is located between X0 and X1 and will be disabled in the Fast External Clock Input Mode (FCI).</p>
SUBOSC	 <p>The diagram shows two pins, X1A and X0A. A resistor R is connected between them. The X1A pin is connected to the input of an oscillator circuit. The X0A pin is connected to the input of a multiplexer. The multiplexer has two inputs: one from the oscillator and one from an 'osc disable' input. The output of the multiplexer is Xout.</p>	<p>Low-speed oscillation circuit</p>
JTAGIDN	 <p>The diagram shows a pin connected to a pull-down resistor. The other end of the resistor is connected to the input of a hysteresis input circuit, which consists of two inverters in a loop.</p>	<ul style="list-style-type: none"> <li>■ TTL level input pin</li> <li>■ Pull-down resistor value: approx. 50 k<math>\Omega</math></li> </ul>
JTAGIUP	 <p>The diagram shows a pin connected to a pull-up resistor. The other end of the resistor is connected to the input of a hysteresis input circuit, which consists of two inverters in a loop.</p>	<ul style="list-style-type: none"> <li>■ TTL level input pin</li> <li>■ Pull-up resistor value: approx. 50 k<math>\Omega</math></li> </ul>

Table 28. IO Circuit Type (Continued)

Type	Circuit	Remarks
JTAGO		CMOS level output
AVRH5		<ul style="list-style-type: none"> <li>■ A/D converter ref+ (AVRH5) power supply input pin with protection circuit</li> <li>■ Flash devices do not have a protection circuit against VDP5 for pins AVRH5</li> </ul>
MODE		CMOS Hysteresis input pin

**Table 28. IO Circuit Type (Continued)**

Type	Circuit	Remarks																														
BIDI50		<ul style="list-style-type: none"> <li>■ CMOS level output (programmable)</li> </ul> <table border="1" data-bbox="894 516 1495 716"> <thead> <tr> <th>ODR[1:0]</th> <th>IOL</th> <th>IOH</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>+1 mA</td> <td>-1 mA</td> </tr> <tr> <td>01</td> <td>+2 mA</td> <td>-2 mA</td> </tr> <tr> <td>10</td> <td>+5 mA</td> <td>-5 mA</td> </tr> <tr> <td>11</td> <td>+2 mA</td> <td>-2 mA</td> </tr> </tbody> </table> <ul style="list-style-type: none"> <li>■ Hysteresis input with input shutdown function</li> <li>■ Automotive input with input shutdown function</li> <li>■ TTL input with input shutdown function</li> <li>■ CMOS input with input shutdown function</li> </ul> <table border="1" data-bbox="894 915 1495 1115"> <thead> <tr> <th>PIL[1:0]</th> <th>Input Buffer</th> <th>Levels</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Hysteresis</td> <td>20% / 80%</td> </tr> <tr> <td>01</td> <td>Automotive</td> <td>50% / 80%</td> </tr> <tr> <td>10</td> <td>TTL</td> <td>0.7V / 2V</td> </tr> <tr> <td>11</td> <td>CMOS</td> <td>20% / 80%</td> </tr> </tbody> </table> <ul style="list-style-type: none"> <li>■ Programmable pull-up and pull-down resistor; 50 kΩ approx.</li> <li>■ Analog input</li> </ul>	ODR[1:0]	IOL	IOH	00	+1 mA	-1 mA	01	+2 mA	-2 mA	10	+5 mA	-5 mA	11	+2 mA	-2 mA	PIL[1:0]	Input Buffer	Levels	00	Hysteresis	20% / 80%	01	Automotive	50% / 80%	10	TTL	0.7V / 2V	11	CMOS	20% / 80%
ODR[1:0]	IOL	IOH																														
00	+1 mA	-1 mA																														
01	+2 mA	-2 mA																														
10	+5 mA	-5 mA																														
11	+2 mA	-2 mA																														
PIL[1:0]	Input Buffer	Levels																														
00	Hysteresis	20% / 80%																														
01	Automotive	50% / 80%																														
10	TTL	0.7V / 2V																														
11	CMOS	20% / 80%																														
BIDI33		<ul style="list-style-type: none"> <li>■ CMOS level output</li> </ul> <table border="1" data-bbox="894 1419 1495 1503"> <thead> <tr> <th>ODR[1:0]</th> <th>IOL</th> <th>IOH</th> </tr> </thead> <tbody> <tr> <td>–</td> <td>+1 mA</td> <td>-12 mA</td> </tr> </tbody> </table> <ul style="list-style-type: none"> <li>■ Hysteresis input with input shutdown function</li> <li>■ TTL input with input shutdown function</li> </ul> <table border="1" data-bbox="894 1619 1495 1734"> <thead> <tr> <th>PIL[1:0]</th> <th>Input Buffer</th> <th>Levels</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Hysteresis</td> <td>20% / 80%</td> </tr> <tr> <td>10</td> <td>TTL</td> <td>0.8V / 2V</td> </tr> </tbody> </table> <ul style="list-style-type: none"> <li>■ Programmable pull-up and pull-down resistor; 33 kΩ approx.</li> </ul>	ODR[1:0]	IOL	IOH	–	+1 mA	-12 mA	PIL[1:0]	Input Buffer	Levels	00	Hysteresis	20% / 80%	10	TTL	0.8V / 2V															
ODR[1:0]	IOL	IOH																														
–	+1 mA	-12 mA																														
PIL[1:0]	Input Buffer	Levels																														
00	Hysteresis	20% / 80%																														
10	TTL	0.8V / 2V																														

**Table 28. IO Circuit Type (Continued)**





Type	Circuit	Remarks																														
TTL33		<ul style="list-style-type: none"> <li>■ CMOS level output (programmable)</li> </ul> <table border="1" data-bbox="883 464 1490 659"> <thead> <tr> <th>ODR[1:0]</th> <th>IOL</th> <th>IOH</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>+2 mA</td> <td>-2 mA</td> </tr> <tr> <td>01</td> <td>+5 mA</td> <td>-5 mA</td> </tr> <tr> <td>10</td> <td>+10 mA</td> <td>-10 mA</td> </tr> <tr> <td>11</td> <td>+20 mA</td> <td>-20 mA</td> </tr> </tbody> </table> <ul style="list-style-type: none"> <li>■ Hysteresis input with input shutdown function</li> <li>■ TTL input with input shutdown function</li> </ul> <table border="1" data-bbox="883 779 1490 898"> <thead> <tr> <th>PIL[1:0]</th> <th>Input Buffer</th> <th>Levels</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Hysteresis</td> <td>20% / 80%</td> </tr> <tr> <td>10</td> <td>TTL</td> <td>0.8V / 2V</td> </tr> </tbody> </table> <ul style="list-style-type: none"> <li>■ Programmable pull-up and pull-down resistor; 33 kΩ approx.</li> </ul>	ODR[1:0]	IOL	IOH	00	+2 mA	-2 mA	01	+5 mA	-5 mA	10	+10 mA	-10 mA	11	+20 mA	-20 mA	PIL[1:0]	Input Buffer	Levels	00	Hysteresis	20% / 80%	10	TTL	0.8V / 2V						
ODR[1:0]	IOL	IOH																														
00	+2 mA	-2 mA																														
01	+5 mA	-5 mA																														
10	+10 mA	-10 mA																														
11	+20 mA	-20 mA																														
PIL[1:0]	Input Buffer	Levels																														
00	Hysteresis	20% / 80%																														
10	TTL	0.8V / 2V																														
SMC		<ul style="list-style-type: none"> <li>■ CMOS level output (programmable)</li> </ul> <table border="1" data-bbox="883 1136 1490 1331"> <thead> <tr> <th>ODR[1:0]</th> <th>IOL</th> <th>IOH</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>+1 mA</td> <td>-1 mA</td> </tr> <tr> <td>01</td> <td>+2 mA</td> <td>-2 mA</td> </tr> <tr> <td>10</td> <td>+30 mA</td> <td>-30 mA</td> </tr> <tr> <td>11</td> <td>+5 mA</td> <td>-5 mA</td> </tr> </tbody> </table> <ul style="list-style-type: none"> <li>■ Hysteresis input with input shutdown function</li> <li>■ Automotive input with input shutdown function</li> <li>■ TTL input with input shutdown function</li> <li>■ CMOS input with input shutdown function</li> </ul> <table border="1" data-bbox="883 1535 1490 1730"> <thead> <tr> <th>PIL[1:0]</th> <th>Input Buffer</th> <th>Levels</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Hysteresis</td> <td>20% / 80%</td> </tr> <tr> <td>01</td> <td>Automotive</td> <td>50% / 80%</td> </tr> <tr> <td>10</td> <td>TTL</td> <td>0.8V / 2V</td> </tr> <tr> <td>11</td> <td>CMOS</td> <td>20% / 80%</td> </tr> </tbody> </table> <ul style="list-style-type: none"> <li>■ Programmable pull-up and pull-down resistor; 50 kΩ approx.</li> </ul>	ODR[1:0]	IOL	IOH	00	+1 mA	-1 mA	01	+2 mA	-2 mA	10	+30 mA	-30 mA	11	+5 mA	-5 mA	PIL[1:0]	Input Buffer	Levels	00	Hysteresis	20% / 80%	01	Automotive	50% / 80%	10	TTL	0.8V / 2V	11	CMOS	20% / 80%
ODR[1:0]	IOL	IOH																														
00	+1 mA	-1 mA																														
01	+2 mA	-2 mA																														
10	+30 mA	-30 mA																														
11	+5 mA	-5 mA																														
PIL[1:0]	Input Buffer	Levels																														
00	Hysteresis	20% / 80%																														
01	Automotive	50% / 80%																														
10	TTL	0.8V / 2V																														
11	CMOS	20% / 80%																														

Table 28. IO Circuit Type (Continued)

Type	Circuit	Remarks																																							
I2C		<ul style="list-style-type: none"> <li>■ CMOS level output (programmable)</li> </ul> <table border="1" data-bbox="894 447 1487 711"> <thead> <tr> <th>ODR[1:0]</th> <th>I2C_enable</th> <th>IOL</th> <th>IOH</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>0</td> <td>+1 mA</td> <td>-1 mA</td> </tr> <tr> <td>01</td> <td>0</td> <td>+2 mA</td> <td>-2 mA</td> </tr> <tr> <td>10</td> <td>0</td> <td>+5 mA</td> <td>-5 mA</td> </tr> <tr> <td>11</td> <td>0</td> <td>+2 mA</td> <td>-2 mA</td> </tr> <tr> <td>*</td> <td>1</td> <td>+3 mA</td> <td>Pseudo Open Drain<sup>[1]</sup></td> </tr> </tbody> </table> <ul style="list-style-type: none"> <li>■ Hysteresis input with input shutdown function</li> <li>■ Automotive input with input shutdown function</li> <li>■ TTL input with input shutdown function</li> <li>■ CMOS input with input shutdown function</li> <li>■ I2C_enable is high, when the corresponding PCFGRxxx_POF value is set to I2C function and the I2C interface module is enabled.</li> </ul> <p><b>Note</b></p> <ol style="list-style-type: none"> <li>1. For Pseudo Open Drain output logic value "1", Push/Pull CMOS driver is switched to HIZ state.</li> </ol> <table border="1" data-bbox="894 1077 1479 1276"> <thead> <tr> <th>PIL[1:0]</th> <th>Input Buffer</th> <th>Levels</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Hysteresis</td> <td>30% / 70%</td> </tr> <tr> <td>01</td> <td>Automotive</td> <td>50% / 80%</td> </tr> <tr> <td>10</td> <td>TTL</td> <td>0.8V / 2V</td> </tr> <tr> <td>11</td> <td>CMOS</td> <td>30% / 70%</td> </tr> </tbody> </table> <ul style="list-style-type: none"> <li>■ Programmable pull-up and pull-down resistor; 50 kΩ approx.</li> </ul>	ODR[1:0]	I2C_enable	IOL	IOH	00	0	+1 mA	-1 mA	01	0	+2 mA	-2 mA	10	0	+5 mA	-5 mA	11	0	+2 mA	-2 mA	*	1	+3 mA	Pseudo Open Drain <sup>[1]</sup>	PIL[1:0]	Input Buffer	Levels	00	Hysteresis	30% / 70%	01	Automotive	50% / 80%	10	TTL	0.8V / 2V	11	CMOS	30% / 70%
ODR[1:0]	I2C_enable	IOL	IOH																																						
00	0	+1 mA	-1 mA																																						
01	0	+2 mA	-2 mA																																						
10	0	+5 mA	-5 mA																																						
11	0	+2 mA	-2 mA																																						
*	1	+3 mA	Pseudo Open Drain <sup>[1]</sup>																																						
PIL[1:0]	Input Buffer	Levels																																							
00	Hysteresis	30% / 70%																																							
01	Automotive	50% / 80%																																							
10	TTL	0.8V / 2V																																							
11	CMOS	30% / 70%																																							

Package

Figure 3. QFP-240 Package Dimensions



0212





Figure 4. QFP-176 Package Dimensions

FUJITSU SEMICONDUCTOR  
DATA SHEET

LOW PROFILE QUAD FLAT PACKAGE  
176 PIN PLASTIC

FPT-176P-M07

<p>176-pin plastic LQFP</p>  <p>(FPT-176P-M07)</p>	Lead pitch	0.50 mm
	Package width package length	24.0 24.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Code (Reference)	P-LQFP-0176-2424-0.50



The contents of this document are subject to change without notice.  
Customers are advised to consult with FUJITSU sales representatives before ordering.  
FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of the information or package dimensions in this document.

## Interrupt / DMA

This section provides the allocation of interrupt and interrupt vector/interrupt register.

**Table 29. Interrupt Table**

Interrupt Line Number	Interrupt Name	Interrupt Description
0	SYSCIRQ	System Controller Status Interrupt (SYSC_SYSSTS:RUNDN is set when current RUN Profile was successfully applied)
1	WDGIRQ	Watchdog pre-warning Interrupt WDG_INT:IRQ_FLAG is set when watchdog error condition is detected (missing or wrong WDG clearing procedure))
30	ADC0IRQ	ADC0 Conversion End Interrupt (ADC0_CS1:INT signals end of conversion for current channel (this flag is mirrored in ADC0_CS3:INT))
31	ADC0IRQ2	ADC0 Scan End Interrupt (ADC0_CS3:INT2 is set when the current scan over selected channels has finished)
32	ADC0IRQR	ADC0 Range Comp Interrupt (ADC0_RCOINT10~32:RCOINT[15:0] are set when corresponding ADC result is outside selected range (check ADC0_RCOOF10~32:RCOOF[15:0] and the selected mode ADC0_RCOIRS10~32:RCOIRS[15:0] for interrupt cause)
33	ADC0IRQP	ADC0 Pulse Detect Interrupt (ADC0_PCZF10~32:CTPZF[15:0] are set when corresponding pulse counter becomes zero)
34	RRCFGIRQERR	Retention RAM Single Bit Error (RRCFG_CSR:CEIF is set when a correctable error occurred during any read access to Retention RAM)
35	SRCFGIRQERR	System RAM Single Bit Error (SRCFG_ERRFLG:SECFLG is set when a correctable error occurred during any read access to SRAM)
36	TCFCFGIRQERR	Instruction Flash Write Completion Interrupt (TCFCFG_FSTATn:RDYINT is set on the rising edge of TCFCFG_FSTATn:RDY flag) Instruction Flash Hang Interrupt (TCFCFG_FSTATn:HANGINT is set when a hang condition occurs in Instruction Flash) Instruction Flash Single Bit Error (TCFCFG_FSECIR:SECINT is set when a correctable error occurred during any read access to Instruction Flash)
37	EEFCFGIRQERR	Data Flash Error Interrupt (EEFCFG_SR:ERRINT is set if the write command sequencer is disabled in ongoing operation or if any write error occurs during ongoing transfer) Data Flash Hang Interrupt (EEFCFG_SR:HANGINT is set when a hang condition occurs in Data Flash)
38	IRQ0IRQERR	IUNIT Vector RAM Single Bit Error (IRQ0_EEI:EEIS is set when a correctable error occurred during any read access to Interrupt Controller RAM)
41	EEFCGIRQ	Data Flash Write Completion Interrupt (EEFCFG_SR:RDYINT is set on the rising edge of EEFCFG_SR:RDY flag) Data Flash Single Bit Error (EEFCFG_SECIR:SECINT is set when a correctable error occurred during any read access to Data Flash)

**Table 29. Interrupt Table (Continued)**

Interrupt Line Number	Interrupt Name	Interrupt Description
42	EICU0IRQ	External Interrupt Capture Unit 0 Interrupt (EICU0_CNFRG:DATAVALID is set when 256 samples have been taken at the selected external interrupt input pin)
43	HSSPI0IRQRX	HSSPI0 Receive Interrupt (check HSSPI0_RXF:[6:0] for detailed RX interrupt cause)
44	HSSPI0IRQTX	HSSPI0 Transmit Interrupt (check HSSPI0_TXF:[6:0] for detailed TX interrupt cause)
45	SHE	SHE Error Interrupt SHE_IRQ[22:16] for error interrupts
48	SHE	SHE General Interrupt SHE_IRQ[5:0] for general interrupts regarding data handling
49	SPI0IRQRX	SPI0 Receive Interrupt (check SPI0_RXF:[6:0] for detailed RX interrupt cause)
50	SPI0IRQTX	SPI0 Transmit Interrupt (check SPI0_TXF:[6:0] for detailed TX interrupt cause)
52	SPI1IRQRX	SPI1 Receive Interrupt (check SPI1_RXF:[6:0] for detailed RX interrupt cause)
53	SPI1IRQTX	SPI1 Transmit Interrupt (check SPI1_TXF:[6:0] for detailed TX interrupt cause)
55	SPI2IRQRX	SPI2 Receive Interrupt (check SPI2_RXF:[6:0] for detailed RX interrupt cause)
56	SPI2IRQTX	SPI2 Transmit Interrupt (check SPI2_TXF:[6:0] for detailed TX interrupt cause)
61	CAN0IRQ	CAN0 Interrupt (this interrupt is called depending on CTRLR0:EIE, CTRLR0:SIE and the corresponding transmit/receive interrupt enable flags in the message objects TXE/RXE)
62	CAN1IRQ	CAN1 Interrupt (this interrupt is called depending on CTRLR1:EIE, CTRLR1:SIE and the corresponding transmit/receive interrupt enable flags in the message objects TXE/RXE)
69	EIC0IRQ0	External Interrupt 0 (EIC0_EIRR:ER0 is set when an interrupt condition is detected at the corresponding input pin)
70	EIC0IRQ1	External Interrupt 1 (EIC0_EIRR:ER1 is set when an interrupt condition is detected at the corresponding input pin)
71	EIC0IRQ2	External Interrupt 2 (EIC0_EIRR:ER2 is set when an interrupt condition is detected at the corresponding input pin)
72	EIC0IRQ3	External Interrupt 3 (EIC0_EIRR:ER3 is set when an interrupt condition is detected at the corresponding input pin)
73	EIC0IRQ4	External Interrupt 4 (EIC0_EIRR:ER4 is set when an interrupt condition is detected at the corresponding input pin)
74	EIC0IRQ5	External Interrupt 5 (EIC0_EIRR:ER5 is set when an interrupt condition is detected at the corresponding input pin)

**Table 29. Interrupt Table (Continued)**

Interrupt Line Number	Interrupt Name	Interrupt Description
75	EIC0IRQ6	External Interrupt 6 (EIC0_EIRR:ER6 is set when an interrupt condition is detected at the corresponding input pin)
76	EIC0IRQ7	External Interrupt 7 (EIC0_EIRR:ER7 is set when an interrupt condition is detected at the corresponding input pin)
77	EIC0IRQ8	External Interrupt 8 (EIC0_EIRR:ER8 is set when an interrupt condition is detected at the corresponding input pin)
78	EIC0IRQ9	External Interrupt 9 (EIC0_EIRR:ER9 is set when an interrupt condition is detected at the corresponding input pin)
79	EIC0IRQ10	External Interrupt 10 (EIC0_EIRR:ER10 is set when an interrupt condition is detected at the corresponding input pin)
80	EIC0IRQ11	External Interrupt 11 (EIC0_EIRR:ER11 is set when an interrupt condition is detected at the corresponding input pin)
81	EIC0IRQ12	External Interrupt 12 (EIC0_EIRR:ER12 is set when an interrupt condition is detected at the corresponding input pin)
82	EIC0IRQ13	External Interrupt 13 (EIC0_EIRR:ER13 is set when an interrupt condition is detected at the corresponding input pin)
83	EIC0IRQ14	External Interrupt 14 (EIC0_EIRR:ER14 is set when an interrupt condition is detected at the corresponding input pin)
84	EIC0IRQ15	External Interrupt 15 (EIC0_EIRR:ER15 is set when an interrupt condition is detected at the corresponding input pin)
85	EIC0IRQ16	External Interrupt 16 (EIC0_EIRR:ER16 is set when an interrupt condition is detected at the corresponding input pin)
86	EIC0IRQ17	External Interrupt 17 (EIC0_EIRR:ER17 is set when an interrupt condition is detected at the corresponding input pin)
87	EIC0IRQ18	External Interrupt 18 (EIC0_EIRR:ER18 is set when an interrupt condition is detected at the corresponding input pin)
88	EIC0IRQ19	External Interrupt 19 (EIC0_EIRR:ER19 is set when an interrupt condition is detected at the corresponding input pin)
89	EIC0IRQ20	External Interrupt 20 (EIC0_EIRR:ER20 is set when an interrupt condition is detected at the corresponding input pin)
90	EIC0IRQ21	External Interrupt 21 (EIC0_EIRR:ER21 is set when an interrupt condition is detected at the corresponding input pin)

**Table 29. Interrupt Table (Continued)**

Interrupt Line Number	Interrupt Name	Interrupt Description
91	EIC0IRQ22	External Interrupt 22 (EIC0_EIRR:ER22 is set when an interrupt condition is detected at the corresponding input pin)
92	EIC0IRQ23	External Interrupt 23 (EIC0_EIRR:ER23 is set when an interrupt condition is detected at the corresponding input pin)
93	EIC0IRQ24	External Interrupt 24 (EIC0_EIRR:ER24 is set when an interrupt condition is detected at the corresponding input pin)
94	EIC0IRQ25	External Interrupt 25 (EIC0_EIRR:ER25 is set when an interrupt condition is detected at the corresponding input pin)
95	EIC0IRQ26	External Interrupt 26 (EIC0_EIRR:ER26 is set when an interrupt condition is detected at the corresponding input pin)
96	EIC0IRQ27	External Interrupt 27 (EIC0_EIRR:ER27 is set when an interrupt condition is detected at the corresponding input pin)
97	EIC0IRQ28	External Interrupt 28 (EIC0_EIRR:ER28 is set when an interrupt condition is detected at the corresponding input pin)
98	EIC0IRQ29	External Interrupt 29 (EIC0_EIRR:ER29 is set when an interrupt condition is detected at the corresponding input pin)
99	EIC0IRQ30	External Interrupt 30 (EIC0_EIRR:ER30 is set when an interrupt condition is detected at the corresponding input pin)
100	EIC0IRQ31	External Interrupt 31 (EIC0_EIRR:ER31 is set when an interrupt condition is detected at the corresponding input pin)
101	RTCIRQ	Real Time Clock Interrupt (check RTC_WINS:[6:0] for detailed Real Time Clock interrupt cause)
102	SG0IRQ	Sound Generator 0 Interrupt (SG0_CR1:ZAIN (zero amplitude interrupt), SG0_CR1:TCINT (tone pulse count interrupt), SG0_CR1:AMINT (amplitude match interrupt))
104	FRT0IRQ	Free Running Timer 0 Interrupt (FRT0_TCCS:IVF (compare clear match/counter overflow), FRT0_ETCCS:IRQZF (counter zero detection))
105	FRT1IRQ	Free Running Timer 1 Interrupt (FRT1_TCCS:IVF (compare clear match/counter overflow), FRT1_ETCCS:IRQZF (counter zero detection))
106	FRT2IRQ	Free Running Timer 2 Interrupt (FRT2_TCCS:IVF (compare clear match/counter overflow), FRT2_ETCCS:IRQZF (counter zero detection))
107	FRT3IRQ	Free Running Timer 3 Interrupt (FRT3_TCCS:IVF (compare clear match/counter overflow), FRT3_ETCCS:IRQZF (counter zero detection))
112	FRT16IRQ	Free Running Timer 16 Interrupt (FRT16_TCCS:IVF (compare clear match/counter overflow), FRT16_ETCCS:IRQZF (counter zero detection))

**Table 29. Interrupt Table (Continued)**

Interrupt Line Number	Interrupt Name	Interrupt Description
113	FRT17IRQ	Free Running Timer 17 Interrupt (FRT17_TCCS:IVF (compare clear match/counter overflow), FRT17_ETCCS:IRQZF (counter zero detection))
114	FRT18IRQ	Free Running Timer 18 Interrupt (FRT0_TCCS:IVF (compare clear match/counter overflow), FRT18_ETCCS:IRQZF (counter zero detection))
115	FRT19IRQ	Free Running Timer 19 Interrupt (FRT19_TCCS:IVF (compare clear match/counter overflow), FRT19_ETCCS:IRQZF (counter zero detection))
124	ICU2IRQ0	Input Capture Unit 2 ch0 Interrupt (ICU2_ICEICS01:IDSE0)
125	ICU2IRQ1	Input Capture Unit 2 ch1 Interrupt (ICU2_ICEICS01:IDSE1)
126	ICU3IRQ0	Input Capture Unit 3 ch0 Interrupt (ICU3_ICEICS01:IDSE0)
127	ICU3IRQ1	Input Capture Unit 3 ch1 Interrupt (ICU3_ICEICS01:IDSE1)
132	ICU18IRQ0	Input Capture Unit 18 ch0 Interrupt (ICU18_ICEICS01:IDSE0)
133	ICU18IRQ1	Input Capture Unit 18 ch1 Interrupt (ICU18_ICEICS01:IDSE1)
134	ICU19IRQ0	Input Capture Unit 19 ch0 Interrupt (ICU19_ICEICS01:IDSE0)
135	ICU19IRQ1	Input Capture Unit 19 ch1 Interrupt (ICU19_ICEICS01:IDSE1)
136	OCU0IRQ0	Output Compare Unit 0 ch0 Interrupt (OCU0_OSR01:ICP0)
137	OCU0IRQ1	Output Compare Unit 0 ch1 Interrupt (OCU0_OSR01:ICP1)
138	OCU1IRQ0	Output Compare Unit 1 ch0 Interrupt (OCU1_OSR01:ICP0)
139	OCU1IRQ1	Output Compare Unit 1 ch1 Interrupt (OCU1_OSR01:ICP1)
144	OCU16IRQ0	Output Compare Unit 16 ch0 Interrupt (OCU16_OSR01:ICP0)
145	OCU16IRQ1	Output Compare Unit 16 ch1 Interrupt (OCU16_OSR01:ICP1)
146	OCU17IRQ0	Output Compare Unit 17 ch0 Interrupt (OCU17_OSR01:ICP0)
147	OCU17IRQ1	Output Compare Unit 17 ch1 Interrupt (OCU17_OSR01:ICP1)
152	USART0IRQRX	LIN USART 0 Receive Interrupt (UART0_SSR:RDF (receive data full), USART0_ESR:RXHRI (automatic reception of LIN header completed))

**Table 29. Interrupt Table (Continued)**

Interrupt Line Number	Interrupt Name	Interrupt Description
153	USART0IRQTX	LIN USART 0 Transmit Interrupt (USART0_SSR:TDRE (transmission data empty), USART0_ECCR:RBI = 1 and USART0_ECCR:TBI = 1 and USART0_ECCR:BIE = 1 (bus idle interrupt), USART0_ESR:LBSOF (transmitted last bit in synchronous/asynchronous mode), USART0_ESR:TXHRI (automatic transmission of LIN header completed))
154	USART0IRQERR	LIN USART 0 Error Interrupt (USART0_SSR:PE (parity error), USART0_SSR:ORE (overrun error), USART0_SSR:FRE (framing error), USART0_CSCR:CRCE (error found in checksum validation), USART0_ESR:SYNFE (sync field detection timeout), USART0_ESR:BUSERR (bus error occurred), USART0_ESR:PEFRD (parity error in received frame ID))
158	USART6IRQRX	LIN USART 6 Receive Interrupt (USART6_SSR:RDF (receive data full), USART6_ESR:RXHRI (automatic reception of LIN header completed))
159	USART6IRQTX	LIN USART 6 Transmit Interrupt (USART6_SSR:TDRE (transmission data empty), USART6_ECCR:RBI = 1 and USART6_ECCR:TBI = 1 and USART6_ECCR:BIE = 1 (bus idle interrupt), USART6_ESR:LBSOF (transmitted last bit in synchronous/asynchronous mode), USART6_ESR:TXHRI (automatic transmission of LIN header completed))
160	USART6IRQERR	LIN USART 6 Error Interrupt (USART6_SSR:PE (parity error), USART6_SSR:ORE (overrun error), USART6_SSR:FRE (framing error), USART6_CSCR:CRCE (error found in checksum validation), USART6_ESR:SYNFE (sync field detection timeout), USART6_ESR:BUSERR (bus error occurred), USART6_ESR:PEFRD (parity error in received frame ID))
164	DMA0IRQD0	DMA0 Completion Interrupt for channels 0 + 8*i (DMACDIRQ1:DIRQ[24, 16, 8, 0] and DMACDIRQ2:DIRQ[56, 48, 40, 32])
165	DMA0IRQD1	DMA0 Completion Interrupt for channels 1 + 8*i (DMACDIRQ1:DIRQ[25, 17, 9, 1] and DMACDIRQ2:DIRQ[57, 49, 41, 33])
166	DMA0IRQD2	DMA0 Completion Interrupt for channels 2 + 8*i (DMACDIRQ1:DIRQ[26, 18, 10, 2] and DMACDIRQ2:DIRQ[58, 50, 42, 34])
167	DMA0IRQD3	DMA0 Completion Interrupt for channels 3 + 8*i (DMACDIRQ1:DIRQ[27, 19, 11, 3] and DMACDIRQ2:DIRQ[59, 51, 43, 35])
168	DMA0IRQD4	DMA0 Completion Interrupt for channels 4 + 8*i (DMACDIRQ1:DIRQ[28, 20, 12, 4] and DMACDIRQ2:DIRQ[60, 52, 44, 36])
169	DMA0IRQD5	DMA0 Completion Interrupt for channels 5 + 8*i (DMACDIRQ1:DIRQ[29, 21, 13, 5] and DMACDIRQ2:DIRQ[61, 53, 45, 37])
170	DMA0IRQD6	DMA0 Completion Interrupt for channels 6 + 8*i (DMACDIRQ1:DIRQ[30, 22, 14, 6] and DMACDIRQ2:DIRQ[62, 54, 46, 38])
171	DMA0IRQD7	DMA0 Completion Interrupt for channels 7 + 8*i (DMACDIRQ1:DIRQ[31, 23, 15, 7] and DMACDIRQ2:DIRQ[63, 55, 47, 39])
172	DMA0IRQERR	DMA0 Error Interrupt (DMACEDIRQ1:EDIRQ[31:0] and DMACEDIRQ2:EDIRQ[63:32])
173	MSCTIRQ	Main Source Clock Timer Interrupt (SYSC_MAINSCTSTATR:INTF is set when counter matches or is greater than the corresponding compare register)
174	SSCTIRQ	Sub Source Clock Timer Interrupt (SYSC_SUBSCTSTATR:INTF is set when counter matches or is greater than the corresponding compare register)

**Table 29. Interrupt Table (Continued)**

Interrupt Line Number	Interrupt Name	Interrupt Description
175	RCSCTIRQ	RC Source Clock Timer Interrupt (SYSC_SUBSCTSTATR:INTF is set when counter matches or is greater than the corresponding compare register)
176	SRCSCTIRQ	Slow RC Source Clock Timer Interrupt (SYSC_SRCSTSTATR:INTF is set when counter matches or is greater than the corresponding compare register)
177	CORE0IRQ	CORTEX R4 Performance Monitor Interrupt
178	RLT0IRQ	Reload Timer 0 Interrupt (RLT0_TMCSR:UF is set when reload timer counter underflows)
179	RLT1IRQ	Reload Timer 1 Interrupt (RLT1_TMCSR:UF is set when reload timer counter underflows)
180	RLT2IRQ	Reload Timer 2 Interrupt (RLT2_TMCSR:UF is set when reload timer counter underflows)
181	RLT3IRQ	Reload Timer 3 Interrupt (RLT3_TMCSR:UF is set when reload timer counter underflows)
182	RLT4IRQ	Reload Timer 4 Interrupt (RLT4_TMCSR:UF is set when reload timer counter underflows)
183	RLT5IRQ	Reload Timer 5 Interrupt (RLT5_TMCSR:UF is set when reload timer counter underflows)
184	RLT6IRQ	Reload Timer 6 Interrupt (RLT6_TMCSR:UF is set when reload timer counter underflows)
185	RLT7IRQ	Reload Timer 7 Interrupt (RLT7_TMCSR:UF is set when reload timer counter underflows)
186	RLT8IRQ	Reload Timer 8 Interrupt (RLT8_TMCSR:UF is set when reload timer counter underflows)
187	RLT9IRQ	Reload Timer 9 Interrupt (RLT9_TMCSR:UF is set when reload timer counter underflows)
194	UDC0IRQ0	Up/Down Counter 0 channel 0 Interrupt (UDN0_CS0:OVFF (overflow), UDFE (underflow), CMPF (compare match))
195	UDC0IRQ1	Up/Down Counter 0 channel 1 Interrupt (UDN0_CS1:OVFF (overflow), UDFE (underflow), CMPF (compare match))
198	I2S0IRQ	I2S0 Interrupt (check I2S0_STATUS:[31:24], [19], [17:16] for detailed interrupt cause)
199	I2S1IRQ	I2S1 Interrupt (check I2S1_STATUS:[31:24], [19], [17:16] for detailed interrupt cause)
202	I2C0IRQ	I2C0 Interrupt (I2C0_IBCSR_INT (masked by I2C0_IBCSR_INTE) set after end of 1 byte data transfer or reception including acknowledge bit (bus master, addressed as slave, GCA received, Arbitration lost), I2C0_IBCSR_BER (masked by I2C0_IBCSR_BEIE) indicates bus error (Start- or Stop-Condition detected at wrong places))
203	I2C0IRQERR	I2C0 Error Interrupt (I2C0_IBCSR_BER (masked by I2C0_IEIER_BEREIE) indicates bus error (Start- or Stop-Condition detected at wrong places), I2C0_IBCSR_AL (masked by I2C0_IEIER_ALEIE) indicates arbitration lost)
206	CRC0IRQ	CRC0 Interrupt (CRC0_CFG:CIRQ set after checksum is calculated and available in register)



**Table 29. Interrupt Table (Continued)**

Interrupt Line Number	Interrupt Name	Interrupt Description
208	PPG0IRQ	Programmable Pulse Generator 0 Interrupt (PPG0_PCN:IRQF set depending on PPG0_PCN:IRS[2:0], PPG0_EPCN1:TRIG set when PWM output generation is started, PPG0_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)). Programmable Pulse Generator 0 Interrupt
209	PPG1IRQ	Programmable Pulse Generator 1 Interrupt (PPG1_PCN:IRQF set depending on PPG1_PCN:IRS[2:0], PPG1_EPCN1:TRIG set when PWM output generation is started, PPG1_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
210	PPG2IRQ	Programmable Pulse Generator 2 Interrupt (PPG2_PCN:IRQF set depending on PPG2_PCN:IRS[2:0], PPG2_EPCN1:TRIG set when PWM output generation is started, PPG2_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
211	PPG3IRQ	Programmable Pulse Generator 3 Interrupt (PPG3_PCN:IRQF set depending on PPG3_PCN:IRS[2:0], PPG3_EPCN1:TRIG set when PWM output generation is started, PPG3_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
212	PPG4IRQ	Programmable Pulse Generator 4 Interrupt (PPG4_PCN:IRQF set depending on PPG4_PCN:IRS[2:0], PPG4_EPCN1:TRIG set when PWM output generation is started, PPG4_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
213	PPG5IRQ	Programmable Pulse Generator 5 Interrupt (PPG5_PCN:IRQF set depending on PPG5_PCN:IRS[2:0], PPG5_EPCN1:TRIG set when PWM output generation is started, PPG5_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
214	PPG6IRQ	Programmable Pulse Generator 6 Interrupt (PPG6_PCN:IRQF set depending on PPG6_PCN:IRS[2:0], PPG6_EPCN1:TRIG set when PWM output generation is started, PPG6_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
215	PPG7IRQ	Programmable Pulse Generator 7 Interrupt (PPG7_PCN:IRQF set depending on PPG7_PCN:IRS[2:0], PPG7_EPCN1:TRIG set when PWM output generation is started, PPG7_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
216	PPG8IRQ	Programmable Pulse Generator 8 Interrupt (PPG8_PCN:IRQF set depending on PPG8_PCN:IRS[2:0], PPG8_EPCN1:TRIG set when PWM output generation is started, PPG8_EPCN2:[7:0] see detailed description in docu)
217	PPG9IRQ	Programmable Pulse Generator 9 Interrupt (PPG9_PCN:IRQF set depending on PPG9_PCN:IRS[2:0], PPG9_EPCN1:TRIG set when PWM output generation is started, PPG9_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).

**Table 29. Interrupt Table (Continued)**

Interrupt Line Number	Interrupt Name	Interrupt Description
218	PPG10IRQ	Programmable Pulse Generator 10 Interrupt (PPG10_PCN:IRQF set depending on PPG10_PCN:IRS[2:0], PPG10_EPCN1:TRIG set when PWM output generation is started, PPG10_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
219	PPG11IRQ	Programmable Pulse Generator 11 Interrupt (PPG11_PCN:IRQF set depending on PPG11_PCN:IRS[2:0], PPG11_EPCN1:TRIG set when PWM output generation is started, PPG11_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
220	PPG12IRQ	Programmable Pulse Generator 12 Interrupt (PPG12_PCN:IRQF set depending on PPG12_PCN:IRS[2:0], PPG12_EPCN1:TRIG set when PWM output generation is started, PPG12_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
221	PPG13IRQ	Programmable Pulse Generator 13 Interrupt (PPG13_PCN:IRQF set depending on PPG13_PCN:IRS[2:0], PPG13_EPCN1:TRIG set when PWM output generation is started, PPG13_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
222	PPG14IRQ	Programmable Pulse Generator 14 Interrupt (PPG14_PCN:IRQF set depending on PPG14_PCN:IRS[2:0], PPG14_EPCN1:TRIG set when PWM output generation is started, PPG14_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
223	PPG15IRQ	Programmable Pulse Generator 15 Interrupt (PPG15_PCN:IRQF set depending on PPG15_PCN:IRS[2:0], PPG15_EPCN1:TRIG set when PWM output generation is started, PPG15_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
232	PPG64IRQ	Programmable Pulse Generator 64 Interrupt (PPG64_PCN:IRQF set depending on PPG64_PCN:IRS[2:0], PPG64_EPCN1:TRIG set when PWM output generation is started, PPG64_EPCN2:[7:0] see detailed description in docu)
233	PPG65IRQ	Programmable Pulse Generator 65 Interrupt (PPG65_PCN:IRQF set depending on PPG65_PCN:IRS[2:0], PPG65_EPCN1:TRIG set when PWM output generation is started, PPG65_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
234	PPG66IRQ	Programmable Pulse Generator 66 Interrupt (PPG66_PCN:IRQF set depending on PPG66_PCN:IRS[2:0], PPG66_EPCN1:TRIG set when PWM output generation is started, PPG66_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
235	PPG67IRQ	Programmable Pulse Generator 67 Interrupt (PPG67_PCN:IRQF set depending on PPG67_PCN:IRS[2:0], PPG67_EPCN1:TRIG set when PWM output generation is started, PPG67_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).

**Table 29. Interrupt Table (Continued)**

Interrupt Line Number	Interrupt Name	Interrupt Description
236	PPG68IRQ	Programmable Pulse (PPG68_PCN:IRQF set depending on PPG68_PCN:IRS[2:0], PPG68_EPCN1:TRIG set when PWM output generation is started, PPG68_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)). Generator 68 Interrupt
237	PPG69IRQ	Programmable Pulse Generator 69 Interrupt (PPG69_PCN:IRQF set depending on PPG69_PCN:IRS[2:0], PPG69_EPCN1:TRIG set when PWM output generation is started, PPG69_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
238	PPG70IRQ	Programmable Pulse Generator 70 Interrupt (PPG70_PCN:IRQF set depending on PPG70_PCN:IRS[2:0], PPG70_EPCN1:TRIG set when PWM output generation is started, PPG70_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).
239	PPG71IRQ	Programmable Pulse Generator 71 Interrupt (PPG71_PCN:IRQF set depending on PPG71_PCN:IRS[2:0], PPG71_EPCN1:TRIG set when PWM output generation is started, PPG71_EPCN2:[7:0] see detailed description in FCR4 32-Bit Microcontroller FCR4 Cluster Series Hardware Manual (002-09388)).

**NMI**
**Table 30. NMI List**

NMI Number	Source	Description
0	EIC0NMI	External Pin NMI (EIC0_NMIR:NMIINT)
1	SYSCNMILVD	Low Voltage Detect NMI (check SYSC_SYSERRR:LVD12IF, SYSC_SYSERRR:LVD33IF, SYSC_SYSERRR:LVD50IF for detailed NMI cause)
2	SYSCNMIERR	System Controller Error NMI (check SYSC_SYSERRR:RUNERRIF, SYSC_SYSERRR:RUNWKERRIF, SYSC_SYSERRR:PSSERRIF, SYSC_SYSERRR:TRGERRIF, SYSC_SYSERRR:RUNTRGEIF, SYSC_SYSERRR:MOMISSIF, SYSC_SYSERRR:SOMISSIF, SYSC_SYSERRR:MPMISSIF, SYSC_SYSERRR:SPMISSIF, SYSC_SYSERRR:GPMISSIF, SYSC_SYSERRR:PSSENEIF for detailed NMI cause)
3	WDGNMI	Watchdog NMI (WDG_INT:NMI_FLAG is set on Watchdog error condition if WDG_INT:NMI_EN is '1')
4	TPU0NMI	Timing Protection Unit NMI (check TPU0TIR:IR[7:0] bits for detailed NMI cause) Note: The Timing Protection Unit NMI is maskable within the TPU but non-maskable on system level.
5	MPUXDMA0NMI	MPU DMA0 Access Violation NMI (MPUXDMA0_CTRL0:NMI is set when a memory protection violation by DMA0 is detected)
8	RESERVED	RESERVED
9	IRQ0NMIERR	IRQ Double Error NMI (IRQ0_EEI:EENS bit is set when a double bit error is detected in the IRQ0 Interrupt Vector RAM)
10	RESERVED	RESERVED
11	BECU0NMI	BECU0 Access Violation NMI (BECU0_CTRL:NMI bit is set when a bus error is detected on the Peripheral Group 0 bus)
12	BECU1NMI	BECU1 Access Violation NMI (BECU1_CTRL:NMI bit is set when a bus error is detected on the Peripheral Group 1 bus)
13	BECU3NMI	BECU3 Access Violation NMI (BECU3_CTRL:NMI bit is set when a bus error is detected on the Peripheral Group 3 bus)
14	RESERVED	RESERVED
15	RESERVED	RESERVED
16	RESERVED	RESERVED
17	RESERVED	RESERVED
18	MPUSHE	SHE MPU violation

**DMA Overview**
**Table 31. Modules with DMA**

DMA Request Number	DMA Request Name	DMA Request Description
0	EXTDMA0	External DMA Request 0 (external pin DMA0_DREQ0)
1	EXTDMA1	External DMA Request 1 (external pin DMA0_DREQ0)
8	EIC0DMA0	External Interrupt 0 DMA Request (EIC0_DRFR:DRF0)
9	EIC0DMA1	External Interrupt 1 DMA Request (EIC0_DRFR:DRF1)
10	EIC0DMA2	External Interrupt 2 DMA Request (EIC0_DRFR:DRF2)
11	EIC0DMA3	External Interrupt 3 DMA Request (EIC0_DRFR:DRF3)
12	EIC0DMA4	External Interrupt 4 DMA Request (EIC0_DRFR:DRF4)
13	EIC0DMA5	External Interrupt 5 DMA Request (EIC0_DRFR:DRF5)
14	EIC0DMA6	External Interrupt 6 DMA Request (EIC0_DRFR:DRF6)
15	EIC0DMA7	External Interrupt 7 DMA Request (EIC0_DRFR:DRF7)
16	EIC0DMA8	External Interrupt 8 DMA Request (EIC0_DRFR:DRF8)
17	EIC0DMA9	External Interrupt 9 DMA Request (EIC0_DRFR:DRF9)
18	EIC0DMA10	External Interrupt 10 DMA Request (EIC0_DRFR:DRF10)
19	EIC0DMA11	External Interrupt 11 DMA Request (EIC0_DRFR:DRF11)
20	EIC0DMA12	External Interrupt 12 DMA Request (EIC0_DRFR:DRF12)
21	EIC0DMA13	External Interrupt 13 DMA Request (EIC0_DRFR:DRF13)
22	EIC0DMA14	External Interrupt 14 DMA Request (EIC0_DRFR:DRF14)
23	EIC0DMA15	External Interrupt 15 DMA Request (EIC0_DRFR:DRF15)
24	EIC0DMA16	External Interrupt 16 DMA Request (EIC0_DRFR:DRF16)
25	EIC0DMA17	External Interrupt 17 DMA Request (EIC0_DRFR:DRF17)
26	EIC0DMA18	External Interrupt 18 DMA Request (EIC0_DRFR:DRF18)
27	EIC0DMA19	External Interrupt 19 DMA Request (EIC0_DRFR:DRF19)
28	EIC0DMA20	External Interrupt 20 DMA Request (EIC0_DRFR:DRF20)
29	EIC0DMA21	External Interrupt 21 DMA Request (EIC0_DRFR:DRF21)
30	EIC0DMA22	External Interrupt 22 DMA Request (EIC0_DRFR:DRF22)
31	EIC0DMA23	External Interrupt 23 DMA Request (EIC0_DRFR:DRF23)
32	EIC0DMA24	External Interrupt 24 DMA Request (EIC0_DRFR:DRF24)
33	EIC0DMA25	External Interrupt 25 DMA Request (EIC0_DRFR:DRF25)
34	EIC0DMA26	External Interrupt 26 DMA Request (EIC0_DRFR:DRF26)
35	EIC0DMA27	External Interrupt 27 DMA Request (EIC0_DRFR:DRF27)
36	EIC0DMA28	External Interrupt 28 DMA Request (EIC0_DRFR:DRF28)
37	EIC0DMA29	External Interrupt 29 DMA Request (EIC0_DRFR:DRF29)
38	EIC0DMA30	External Interrupt 30 DMA Request (EIC0_DRFR:DRF30)
39	EIC0DMA31	External Interrupt 31 DMA Request (EIC0_DRFR:DRF31)
40	SG0DMA	Sound Generator 0 DMA Request (SG0_CR1:AMINT* (amplitude match flag) SG0_CR1:TCINT* (tone pulse count match flag) SG0_CR1:ZAIN* (zero amplitude flag))

**Table 31. Modules with DMA (Continued)**

DMA Request Number	DMA Request Name	DMA Request Description
44	HSSPI0DMARX	HSSPI0 Receive DMA Request (HSSPI0_RXF:RFMTS* (RX FIFO fill level more than threshold))
45	HSSPI0DMATX	HSSPI0 Transmit DMA Request (HSSPI0_TXF:TFLETS* (TX FIFO fill level less or equal to threshold))
48	FRT0DMA	Free Running Timer 0 DMA Request (FRT0_TCCS:IVF* (compare clear flag); FRT0_ETCCS:IRQZF* (zero detect flag))
49	FRT1DMA	Free Running Timer 1 DMA Request (FRT1_TCCS:IVF* (compare clear flag); FRT1_ETCCS:IRQZF* (zero detect flag))
50	FRT2DMA	Free Running Timer 2 DMA Request (FRT2_TCCS:IVF* (compare clear flag); FRT2_ETCCS:IRQZF* (zero detect flag))
51	FRT3DMA	Free Running Timer 3 DMA Request (FRT3_TCCS:IVF* (compare clear flag); FRT3_ETCCS:IRQZF* (zero detect flag))
64	FRT16DMA	Free Running Timer 16 DMA Request (FRT16_TCCS:IVF* (compare clear flag); FRT16_ETCCS:IRQZF* (zero detect flag))
65	FRT17DMA	Free Running Timer 17 DMA Request (FRT17_TCCS:IVF* (compare clear flag); FRT17_ETCCS:IRQZF* (zero detect flag))
66	FRT18DMA	Free Running Timer 18 DMA Request (FRT18_TCCS:IVF* (compare clear flag); FRT18_ETCCS:IRQZF* (zero detect flag))
67	FRT19DMA	Free Running Timer 19 DMA Request (FRT19_TCCS:IVF* (compare clear flag); FRT19_ETCCS:IRQZF* (zero detect flag))
84	ICU2DMA0	Input Capture Unit 2 ch0 DMA Request (ICU2_ICEICS01:ICP0*)
85	ICU2DMA1	Input Capture Unit 2 ch1 DMA Request (ICU2_ICEICS01:ICP1*)
86	ICU3DMA0	Input Capture Unit 3 ch0 DMA Request (ICU2_ICEICS01:ICP0*)
87	ICU3DMA1	Input Capture Unit 3 ch1 DMA Request (ICU2_ICEICS01:ICP0*)
116	ICU18DMA0	Input Capture Unit 18 ch0 DMA Request (ICU18_ICEICS01:ICP0*)
117	ICU18DMA1	Input Capture Unit 18 ch1 DMA Request (ICU18_ICEICS01:ICP1*)
118	ICU19DMA0	Input Capture Unit 19 ch0 DMA Request (ICU19_ICEICS01:ICP0*)
119	ICU19DMA1	Input Capture Unit 19 ch1 DMA Request (ICU19_ICEICS01:ICP1*)

**Table 31. Modules with DMA (Continued)**

DMA Request Number	DMA Request Name	DMA Request Description
144	OCU0DMA0	Output Compare Unit 0 ch0 DMA Request (OCU0_OSR01:ICP0*)
145	OCU0DMA1	Output Compare Unit 0 ch1 DMA Request (OCU0_OSR01:ICP1*)
146	OCU1DMA0	Output Compare Unit 1 ch0 DMA Request (OCU1_OSR01:ICP0*)
147	OCU1DMA1	Output Compare Unit 1 ch1 DMA Request (OCU1_OSR01:ICP1*)
176	OCU16DMA0	Output Compare Unit 16 ch0 DMA Request (OCU16_OSR01:ICP0*)
177	OCU16DMA1	Output Compare Unit 16 ch1 DMA Request (OCU16_OSR01:ICP1*)
178	OCU17DMA0	Output Compare Unit 17 ch0 DMA Request (OCU17_OSR01:ICP0*)
179	OCU17DMA1	Output Compare Unit 17 ch1 DMA Request (OCU17_OSR01:ICP1*)
208	USART0DMARX	LIN USART 0 Receive DMA Request (USART0_SSR:RDRF* (RX data full flag))
209	USART0DMATX	LIN USART 0 Transmit DMA Request (USART0_SSR:TDRE* (TX data empty flag))
220	USART6DMARX	LIN USART 6 Receive DMA Request (USART6_SSR:RDRF* (RX data full flag))
221	USART6DMATX	LIN USART 6 Transmit DMA Request (USART6_SSR:TDRE* (TX data empty flag))
232	I2C0DMARX	I2C0 Receive DMA Request (I2C0_IBCSR:INT*)
233	I2C0DMATX	I2C0 Transmit DMA Request (I2C0_IBCSR:INT*)
244	PPG0DMA	Programmable Pulse Generator 0 DMA Request (PPG0_PCN:IRQF*)
245	PPG1DMA	Programmable Pulse Generator 1 DMA Request (PPG1_PCN:IRQF*)
246	PPG2DMA	Programmable Pulse Generator 2 DMA Request (PPG2_PCN:IRQF*)
247	PPG3DMA	Programmable Pulse Generator 3 DMA Request (PPG3_PCN:IRQF*)
248	PPG4DMA	Programmable Pulse Generator 4 DMA Request (PPG4_PCN:IRQF*)
249	PPG5DMA	Programmable Pulse Generator 5 DMA Request (PPG5_PCN:IRQF*)
250	PPG6DMA	Programmable Pulse Generator 6 DMA Request (PPG6_PCN:IRQF*)
251	PPG7DMA	Programmable Pulse Generator 7 DMA Request (PPG7_PCN:IRQF*)
252	PPG8DMA	Programmable Pulse Generator 8 DMA Request (PPG8_PCN:IRQF*)
253	PPG9DMA	Programmable Pulse Generator 9 DMA Request (PPG9_PCN:IRQF*)

**Table 31. Modules with DMA (Continued)**

DMA Request Number	DMA Request Name	DMA Request Description
254	PPG10DMA	Programmable Pulse Generator 10 DMA Request (PPG10_PCN:IRQF*)
255	PPG11DMA	Programmable Pulse Generator 11 DMA Request (PPG11_PCN:IRQF*)
256	PPG12DMA	Programmable Pulse Generator 12 DMA Request (PPG12_PCN:IRQF*)
257	PPG13DMA	Programmable Pulse Generator 13 DMA Request (PPG13_PCN:IRQF*)
258	PPG14DMA	Programmable Pulse Generator 14 DMA Request (PPG14_PCN:IRQF*)
259	PPG15DMA	Programmable Pulse Generator 15 DMA Request (PPG15_PCN:IRQF*)
308	PPG64DMA	Programmable Pulse Generator 64 DMA Request (PPG64_PCN:IRQF*)
309	PPG65DMA	Programmable Pulse Generator 65 DMA Request (PPG64_PCN:IRQF*)
310	PPG66DMA	Programmable Pulse Generator 66 DMA Request (PPG66_PCN:IRQF*)
311	PPG67DMA	Programmable Pulse Generator 67 DMA Request (PPG67_PCN:IRQF*)
312	PPG68DMA	Programmable Pulse Generator 68 DMA Request (PPG68_PCN:IRQF*)
313	PPG69DMA	Programmable Pulse Generator 69 DMA Request (PPG69_PCN:IRQF*)
314	PPG70DMA	Programmable Pulse Generator 70 DMA Request (PPG70_PCN:IRQF*)
315	PPG71DMA	Programmable Pulse Generator 71 DMA Request (PPG71_PCN:IRQF*)
372	ADC0DMA	ADC0 Conversion End DMA Request (ADC0_CS1:INT* (end of conversion flag))
373	ADC0DMA2	ADC0 Scan End DMA Request (ADC0_CS3:INT2* (end of scan flag))
376	RLT0DMA	Reload Timer 0 DMA Request (RTL0_TMCSR:UF* (underflow flag))
377	RLT1DMA	Reload Timer 1 DMA Request (RTL1_TMCSR:UF* (underflow flag))
378	RLT2DMA	Reload Timer 2 DMA Request (RTL2_TMCSR:UF* (underflow flag))
379	RLT3DMA	Reload Timer 3 DMA Request (RTL3_TMCSR:UF* (underflow flag))
380	RLT4DMA	Reload Timer 4 DMA Request (RTL4_TMCSR:UF* (underflow flag))
381	RLT5DMA	Reload Timer 5 DMA Request (RTL5_TMCSR:UF* (underflow flag))
382	RLT6DMA	Reload Timer 6 DMA Request (RTL6_TMCSR:UF* (underflow flag))



**Table 31. Modules with DMA (Continued)**

DMA Request Number	DMA Request Name	DMA Request Description
383	RLT7DMA	Reload Timer 7 DMA Request (RTL7_TMCSR:UF* (underflow flag))
384	RLT8DMA	Reload Timer 8 DMA Request (RTL8_TMCSR:UF* (underflow flag))
385	RLT9DMA	Reload Timer 9 DMA Request (RTL9_TMCSR:UF* (underflow flag))
408	I2S0DMARX	I2S0 Receive DMA Request (I2S0_STATUS:RXFI* (receive FIFO full))
409	I2S0DMATX	I2S0 Transmit DMA Request (I2S0_STATUS:TXFI* (transmit FIFO empty))
410	I2S1DMARX	I2S1 Receive DMA Request (I2S1_STATUS:RXFI* (receive FIFO full))
411	I2S1DMATX	I2S1 Transmit DMA Request (I2S1_STATUS:TXFI* (transmit FIFO empty))
424	CRC0DMA	CRC0 DMA Request (CRC0_CFG:CIRQ* (CRC calculated flag))
426	SPI0DMARX	SPI0 Receive DMA Request (SPI0_RXF:RFMTS* (RX FIFO fill level more than threshold))
427	SPI0DMATX	SPI0 Transmit DMA Request (SPI0_TXF:TFLETS* (TX FIFO fill level less or equal to threshold))
428	SPI1DMARX	SPI1 Receive DMA Request (SPI1_RXF:RFMTS* (RX FIFO fill level more than threshold))
429	SPI1DMATX	SPI1 Transmit DMA Request (SPI1_TXF:TFLETS* (TX FIFO fill level less or equal to threshold))
430	SPI2DMARX	SPI2 Receive DMA Request (SPI2_RXF:RFMTS* (RX FIFO fill level more than threshold))
431	SPI2DMATX	SPI2 Transmit DMA Request (SPI2_TXF:TFLETS* (TX FIFO fill level less or equal to threshold))
450	EEFLASHDMA	EE Flash DMA Request (EEFCFG_WSR:ST[1:0])
467	PPUDMA	PPU DMA Request (DMA is triggered by successful PPU UNLOCK (PPU0_UNLOCK) indicated by PPU0_ST:LST = 0)

PPU

Table 32. List of PPU Channels

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
PPU0_PA0 PPU0_PR0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
PPU0_PA1 PPU0_PR1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
PPU0_PA2 PPU0_PR2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SG0	-	-	-	-	-	-	-	-	-	SMCTG0	SMC5	SMC4	SMC3	SMC2	SMC1	SMC0	
PPU0_PA3 PPU0_PR3	-	-	-	-	-	-	-	UDC0	-	-	-	-	-	-	I2S1	I2S0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	ADC0	
PPU0_PA4 PPU0_PR4	EBI	SHE	-	-	-	-	-	-	-	-	-	-	-	-	-	HSSPI0	-	-	-	-	-	-	-	-	-	-	-	-	-	SPI2	SPI1	SPI0	
PPU0_PA5 PPU0_PR5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CAN1	CAN0	-	-	-	-	-	-	-	-	-	USART6	-	-	-	-	-	USART0	
PPU0_PA6 PPU0_PR6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	RLT9	RLT8	RLT7	RLT6	RLT5	RLT4	RLT3	RLT2	RLT1	RLT0	
PPU0_PA7 PPU0_PR7	-	-	-	-	-	-	-	-	-	-	-	-	FRT19	FRT18	FRT17	FRT16	-	-	-	-	-	-	-	-	-	-	-	-	FRT3	FRT2	FRT1	FRT0	
PPU0_PA8 PPU0_PR8	-	-	-	-	-	-	-	-	-	-	-	-	ICU19	ICU18	-	-	-	-	-	-	-	-	-	-	-	-	-	-	ICU3	ICU2	-	-	
PPU0_PA9 PPU0_PR9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	OCU17	OCU16	-	-	-	-	-	-	-	-	-	-	-	-	-	-	OCU1	OCU0	
PPU0_PA10 PPU0_PR10	PPGGLC1	PPGGLC0	EEFCFG	RTC	-	EICU0	-	CRC0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SRCSC1	RCSC1	SSCT	MSCT	WDG	DBG0	PPCPRIV	PPCUSER	
PPU0_PA11 PPU0_PR11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PPGGRP17	PPGGRP16	-	-	-	-	-	-	-	-	-	-	-	-	-	PPGGRP3	PPGGRP2	PPGGRP1	PPGGRP0
PPU0_PA12 PPU0_PR12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PPG15	PPG14	PPG13	PPG12	PPG11	PPG10	PPG9	PPG8	PPG7	PPG6	PPG5	PPG4	PPG3	PPG2	PPG1	PPG0	
PPU0_PA13 PPU0_PR13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	PPG71	PPG70	PPG69	PPG68	PPG67	PPG66	PPG65	PPG64	
PPU0_PA14 PPU0_PR14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
PPU0_PA15 PPU0_PR15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

Note

- In general, a PPU channel controls the access in user mode to the corresponding peripheral. However, there are a few exceptions:
  - PPCPRIV controls the access to PPC in privileged mode
  - PPCUSER controls the access to PPC in user mode
  - MSCT, SSCT, RCSC1 and SRCSC1 control the access to the source clock timers within the System Controller, i.e. the registers SYSC\_MSCT\*, SYSC\_SSCT\*, SYSC\_RCSC1\* and SYSC\_SRCSC1, after the corresponding source clock stabilization time has elapsed
  - WDG controls the write access in user mode to the Watchdog trigger registers, so WDG has no read attribute
  - Read attribute for DBG0 is always enabled. Even privilege mode access for DBG0 needs PPU to be enabled.

**Master ID**

**Table 33. List of Master IDs used on MB9DF125 Device**

<b>Master name</b>	<b>Master ID (USER signal values)</b>
CPU_S0	0x04
DMA_SI	0x08
DAP_AHB	0x01
TIC_AHB	0x00
SHE	0x10

**I/O Map**
**Table 34. Memory Layout of HSSPI0 Registers**

Offset	+3	+2	+1	+0
0xB0000000	HSSPI0_MCTRL 00000000 00000000 00000000 00000000			
0xB0000004	HSSPI0_PCC0 00000000 00000001 00000000 00000000			
0xB0000008	HSSPI0_PCC1 00000000 00000001 00000000 00000000			
0xB000000C	HSSPI0_PCC2 00000000 00000001 00000000 00000000			
0xB0000010	HSSPI0_PCC3 00000000 00000001 00000000 00000000			
0xB0000014	HSSPI0_TXF 00000000 00000000 00000000 00000000			
0xB0000018	HSSPI0_TXE 00000000 00000000 00000000 00000000			
0xB000001C	HSSPI0_TXC 00000000 00000000 00000000 00000000			
0xB0000020	HSSPI0_RXF 00000000 00000000 00000000 00000000			
0xB0000024	HSSPI0_RXE 00000000 00000000 00000000 00000000			
0xB0000028	HSSPI0_RXC 00000000 00000000 00000000 00000000			
0xB000002C	HSSPI0_FAULTF 00000000 00000000 00000000 00000000			
0xB0000030	HSSPI0_FAULTC 00000000 00000000 00000000 00000000			
0xB0000034	read0 00000000 00000000		HSSPI0_DMDMAEN 00000000	HSSPI0_DMCFG 00000001
0xB0000038	HSSPI0_DMTRP 00000000	HSSPI0_DMPSEL 00000000	HSSPI0_DMSTOP 00000000	HSSPI0_DMSTART 00000000
0xB000003C	HSSPI0_DMBCS 00000000 00000000		HSSPI0_DMBCS 00000000 00000000	

**Table 34. Memory Layout of HSSPI0 Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0000040	HSSPI0_DMSTATUS 00000000 00000000 00000000 00000000			
0xB0000044	read0 00000000 00000000		HSSPI0_RXBITCNT 00000000	HSSPI0_TXBITCNT 00000000
0xB0000048	HSSPI0_RXSHIFT 00000000 00000000 00000000 00000000			
0xB000004C	HSSPI0_FIFOCFG 00000000 00000000 00000000 01110111			
0xB0000050	HSSPI0_TXFIFO0 00000000 00000000 00000000 00000000			
0xB0000054	HSSPI0_TXFIFO1 00000000 00000000 00000000 00000000			
0xB0000058	HSSPI0_TXFIFO2 00000000 00000000 00000000 00000000			
0xB000005C	HSSPI0_TXFIFO3 00000000 00000000 00000000 00000000			
0xB0000060	HSSPI0_TXFIFO4 00000000 00000000 00000000 00000000			
0xB0000064	HSSPI0_TXFIFO5 00000000 00000000 00000000 00000000			
0xB0000068	HSSPI0_TXFIFO6 00000000 00000000 00000000 00000000			
0xB000006C	HSSPI0_TXFIFO7 00000000 00000000 00000000 00000000			
0xB0000070	HSSPI0_TXFIFO8 00000000 00000000 00000000 00000000			
0xB0000074	HSSPI0_TXFIFO9 00000000 00000000 00000000 00000000			
0xB0000078	HSSPI0_TXFIFO10 00000000 00000000 00000000 00000000			
0xB000007C	HSSPI0_TXFIFO11 00000000 00000000 00000000 00000000			
0xB0000080	HSSPI0_TXFIFO12 00000000 00000000 00000000 00000000			

**Table 34. Memory Layout of HSSPI0 Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0000084	HSSPI0_TXFIFO13 00000000 00000000 00000000 00000000			
0xB0000088	HSSPI0_TXFIFO14 00000000 00000000 00000000 00000000			
0xB000008C	HSSPI0_TXFIFO15 00000000 00000000 00000000 00000000			
0xB0000090	HSSPI0_RXFIFO0 00000000 00000000 00000000 00000000			
0xB0000094	HSSPI0_RXFIFO1 00000000 00000000 00000000 00000000			
0xB0000098	HSSPI0_RXFIFO2 00000000 00000000 00000000 00000000			
0xB000009C	HSSPI0_RXFIFO3 00000000 00000000 00000000 00000000			
0xB00000A0	HSSPI0_RXFIFO4 00000000 00000000 00000000 00000000			
0xB00000A4	HSSPI0_RXFIFO5 00000000 00000000 00000000 00000000			
0xB00000A8	HSSPI0_RXFIFO6 00000000 00000000 00000000 00000000			
0xB00000AC	HSSPI0_RXFIFO7 00000000 00000000 00000000 00000000			
0xB00000B0	HSSPI0_RXFIFO8 00000000 00000000 00000000 00000000			
0xB00000B4	HSSPI0_RXFIFO9 00000000 00000000 00000000 00000000			
0xB00000B8	HSSPI0_RXFIFO10 00000000 00000000 00000000 00000000			
0xB00000BC	HSSPI0_RXFIFO11 00000000 00000000 00000000 00000000			
0xB00000C0	HSSPI0_RXFIFO12 00000000 00000000 00000000 00000000			
0xB00000C4	HSSPI0_RXFIFO13 00000000 00000000 00000000 00000000			

**Table 34. Memory Layout of HSSPI0 Registers (Continued)**

Offset	+3	+2	+1	+0
0xB00000C8	HSSPI0_RXFIFO14 00000000 00000000 00000000 00000000			
0xB00000CC	HSSPI0_RXFIFO15 00000000 00000000 00000000 00000000			
0xB00000D0	HSSPI0_CSCFG 00000000 00000000 00000000 00000000			
0xB00000D4	HSSPI0_CSITIME 00000000 00000000 11111111 11111111			
0xB00000D8	HSSPI0_CSAEXT 00000000 00000000 00000000 00000000			
0xB00000DC	HSSPI0_RDCSDC1 00000000 00000000		HSSPI0_RDCSDC0 00000000 00000000	
0xB00000E0	HSSPI0_RDCSDC3 00000000 00000000		HSSPI0_RDCSDC2 00000000 00000000	
0xB00000E4	HSSPI0_RDCSDC5 00000000 00000000		HSSPI0_RDCSDC4 00000000 00000000	
0xB00000E8	HSSPI0_RDCSDC7 00000000 00000000		HSSPI0_RDCSDC6 00000000 00000000	
0xB00000EC	HSSPI0_WRCSDC1 00000000 00000000		HSSPI0_WRCSDC0 00000000 00000000	
0xB00000F0	HSSPI0_WRCSDC3 00000000 00000000		HSSPI0_WRCSDC2 00000000 00000000	
0xB00000F4	HSSPI0_WRCSDC5 00000000 00000000		HSSPI0_WRCSDC4 00000000 00000000	
0xB00000F8	HSSPI0_WRCSDC7 00000000 00000000		HSSPI0_WRCSDC6 00000000 00000000	
0xB00000FC	HSSPI0_MID 00000000 00000000 00000000 00000001			
0xB0000100- B0077FFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0078000	read0 00000000 00000000		RICFG8_HSSPI0MSTART 00000000 00000000	
0xB0078004- B007FC00	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 34. Memory Layout of HSSPI0 Registers (Continued)**

Offset	+3	+2	+1	+0
0xB007FC04	BSU8_BTST 00000000 00000000 00000000 00000000			
0xB007FC08- B007FC0C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB007FC10	BSU8_PEN0 00000000 00000000 00000000 00000000			
0xB007FC14- B007FFFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			



**Table 35. Memory Layout of EBI Registers**

Offset	+3	+2	+1	+0
0xB0180000	EBI_UNLOCK 00000000 00000000 00000000 00000000			
0xB0180004	EBI_LSTSR 00000000 00000000 00000000 00000000			
0xB0180008	EBI_SFMR0 00000000 00000000 00000000 00000000			
0xB018000C	EBI_SFMR1 00000000 00000000 00000000 00000000			
0xB0180010	EBI_SFMR2 00000000 00000000 00000000 00000000			
0xB0180014	EBI_SFMR3 00000000 00000000 00000000 00000000			
0xB0180018	EBI_SFMR4 00000000 00000000 00000000 00000000			
0xB018001C	EBI_SFMR5 00000000 00000000 00000000 00000000			
0xB0180020	EBI_SFMR6 00000000 00000000 00000000 00000000			
0xB0180024	EBI_SFMR7 00000000 00000000 00000000 00000000			
0xB0180028	EBI_SFACCR0 00000101 01011111 11110000 00001111			
0xB018002C	EBI_SFACCR1 00000101 01011111 11110000 00001111			
0xB0180030	EBI_SFACCR2 00000101 01011111 11110000 00001111			
0xB0180034	EBI_SFACCR3 00000101 01011111 11110000 00001111			
0xB0180038	EBI_SFACCR4 00000101 01011111 11110000 00001111			
0xB018003C	EBI_SFACCR5 00000101 01011111 11110000 00001111			

**Table 35. Memory Layout of EBI Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0180040	EBI_SFACCR6 00000101 01011111 11110000 00001111			
0xB0180044	EBI_SFACCR7 00000101 01011111 11110000 00001111			
0xB0180048	EBI_SFADDCR0 00000000 00001111 00000000 00000000			
0xB018004C	EBI_SFADDCR1 00000000 00001111 00000000 00010000			
0xB0180050	EBI_SFADDCR2 00000000 00001111 00000000 00100000			
0xB0180054	EBI_SFADDCR3 00000000 00001111 00000000 00110000			
0xB0180058	EBI_SFADDCR4 00000000 00001111 00000000 01000000			
0xB018005C	EBI_SFADDCR5 00000000 00001111 00000000 01010000			
0xB0180060	EBI_SFADDCR6 00000000 00001111 00000000 01100000			
0xB0180064	EBI_SFADDCR7 00000000 00001111 00000000 01110000			
0xB0180068	EBI_SDMODCR 00000000 00000000 00010011 00000000			
0xB018006C	EBI_SDRCR 00000000 00000000 00000000 00101000			
0xB0180070	EBI_SDPCR 00000000 00000000 00000000 00000000			
0xB0180074	EBI_SDTCR 00000000 01000010 00010001 01000001			
0xB0180078	EBI_SDCOMDR 00000000 00000000 00000000 00000000			
0xB018007C	EBI_ERRR 00000000 00000000 00000000 00000000			
0xB0180080 - 0xB01FFC00	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 35. Memory Layout of EBI Registers (Continued)**

Offset	+3	+2	+1	+0
0xB01FFC04	BSU10_BTST 00000000 00000000 00000000 00000000			
0xB01FFC08 - 0xB01FFC0C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB01FFC10	BSU10_PEN0 00000000 00000000 00000000 00000000			
0xB01FFC14 - 0xB01FFFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400000	IRQ0_NMIST 00000000 00000000 00001111 00100000				IRQ0_NMIVAS 00000000 00000000 00000000 00000000			
0xB0400008	IRQ0_IRQST 00000000 00011111 00000010 00000000				IRQ0_IRQVAS 00000000 00000000 00000000 00000000			
0xB0400010	IRQ0_NMIVA1 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_NMIVA0 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400018	IRQ0_NMIVA3 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_NMIVA2 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400020	IRQ0_NMIVA5 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_NMIVA4 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400028	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400030	IRQ0_NMIVA9 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400038	IRQ0_NMIVA11 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400040	IRQ0_NMIVA13 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_NMIVA12 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400048	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400050	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400058	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_NMIVA18 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400060	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400068	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400070	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400078	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400080	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400088	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400090	IRQ0_IRQVA1 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA0 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB0400098	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04000A0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04000A8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04000B0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04000B8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04000C0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04000C8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04000D0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04000D8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04000E0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04000E8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04000F0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04000F8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400100	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400108	IRQ0_IRQVA31 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA30 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400110	IRQ0_IRQVA33 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA32 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400118	IRQ0_IRQVA35 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA34 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400120	IRQ0_IRQVA37 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA36 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400128	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQVA38 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400130	IRQ0_IRQVA41 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA40 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400138	IRQ0_IRQVA43 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA42 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400140	IRQ0_IRQVA45 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA44 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400148	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400150	IRQ0_IRQVA49 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA48 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400158	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQVA50 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400160	IRQ0_IRQVA53 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA52 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400168	IRQ0_IRQVA55 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400170	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQVA56 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400178	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400180	IRQ0_IRQVA61 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400188	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQVA62 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400190	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400198	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04001A0	IRQ0_IRQVA69 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04001A8	IRQ0_IRQVA71 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA70 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04001B0	IRQ0_IRQVA73 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA72 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04001B8	IRQ0_IRQVA75 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA74 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04001C0	IRQ0_IRQVA77 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA76 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04001C8	IRQ0_IRQVA79 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA78 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04001D0	IRQ0_IRQVA81 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA80 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04001D8	IRQ0_IRQVA83 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA82 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04001E0	IRQ0_IRQVA85 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA84 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04001E8	IRQ0_IRQVA87 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA86 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04001F0	IRQ0_IRQVA89 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA88 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04001F8	IRQ0_IRQVA91 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA90 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB0400200	IRQ0_IRQVA93 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA92 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB0400208	IRQ0_IRQVA95 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA94 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB0400210	IRQ0_IRQVA97 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA96 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400218	IRQ0_IRQVA99 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA98 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400220	IRQ0_IRQVA101 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA100 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400228	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXX0000				IRQ0_IRQVA102 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400230	IRQ0_IRQVA105 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA104 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400238	IRQ0_IRQVA107 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA106 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400240	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400248	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400250	IRQ0_IRQVA113 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA112 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400258	IRQ0_IRQVA115 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA114 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400260	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400268	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400270	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400278	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400280	IRQ0_IRQVA125 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA124 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400288	IRQ0_IRQVA127 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA126 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400290	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400298	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			



**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB04002A0	IRQ0_IRQVA133 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA132 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB04002A8	IRQ0_IRQVA135 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA134 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB04002B0	IRQ0_IRQVA137 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA136 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB04002B8	IRQ0_IRQVA139 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA138 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB04002C0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04002C8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04002D0	IRQ0_IRQVA145 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA144 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB04002D8	IRQ0_IRQVA147 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA146 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB04002E0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04002E8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04002F0	IRQ0_IRQVA153 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA152 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB04002F8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQVA154 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400300	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400308	IRQ0_IRQVA159 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA158 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400310	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQVA160 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400318	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400320	IRQ0_IRQVA165 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA164 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400328	IRQ0_IRQVA167 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA166 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400330	IRQ0_IRQVA169 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA168 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400338	IRQ0_IRQVA171 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA170 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400340	IRQ0_IRQVA173 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA172 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400348	IRQ0_IRQVA175 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA174 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400350	IRQ0_IRQVA177 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA176 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400358	IRQ0_IRQVA179 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA178 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400360	IRQ0_IRQVA181 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA180 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400368	IRQ0_IRQVA183 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA182 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400370	IRQ0_IRQVA185 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA184 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400378	IRQ0_IRQVA187 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA186 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400380	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400388	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400390	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400398	IRQ0_IRQVA195 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA194 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB04003A0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04003A8	IRQ0_IRQVA199 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA198 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB04003B0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04003B8	IRQ0_IRQVA203 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA202 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04003C0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04003C8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQVA206 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04003D0	IRQ0_IRQVA209 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA208 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04003D8	IRQ0_IRQVA211 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA210 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04003E0	IRQ0_IRQVA213 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA212 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04003E8	IRQ0_IRQVA215 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA214 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04003F0	IRQ0_IRQVA217 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA216 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB04003F8	IRQ0_IRQVA219 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA218 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB0400400	IRQ0_IRQVA221 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA220 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB0400408	IRQ0_IRQVA223 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA222 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			
0xB0400410	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400418	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400420	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400428	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400430	IRQ0_IRQVA233 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0				IRQ0_IRQVA232 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXX0			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400438	IRQ0_IRQVA235 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA234 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400440	IRQ0_IRQVA237 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA236 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400448	IRQ0_IRQVA239 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00				IRQ0_IRQVA238 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXX00			
0xB0400450 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400890	IRQ0_NMIPL1 00000000 00000000 00001111 00001111				IRQ0_NMIPL0 00001111 00001111 00001111 00000000			
0xB0400898	IRQ0_NMIPL3 00000000 00000000 00001111 00001111				IRQ0_NMIPL2 00001111 00000000 00001111 00000000			
0xB04008A0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_NMIPL4 00000000 00001111 00000000 00000000			
0xB04008A8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04008B0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQPL0 00000000 00000000 00011111 00011111			
0xB04008B8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04008C0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04008C8	IRQ0_IRQPL7 00011111 00011111 00000000 00000000				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB04008D0	IRQ0_IRQPL9 00000000 00011111 00011111 00011111				IRQ0_IRQPL8 00011111 00011111 00011111 00011111			
0xB04008D8	IRQ0_IRQPL11 00000000 00000000 00011111 00011111				IRQ0_IRQPL10 00011111 00011111 00011111 00011111			
0xB04008E0	IRQ0_IRQPL13 00011111 00000000 00011111 00011111				IRQ0_IRQPL12 00000000 00011111 00011111 00011111			
0xB04008E8	IRQ0_IRQPL15 00000000 00011111 00011111 00000000				IRQ0_IRQPL14 00000000 00000000 00000000 00011111			
0xB04008F0	IRQ0_IRQPL17 00011111 00011111 00000000 00000000				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB04008F8	IRQ0_IRQPL19 00011111 00011111 00011111 00011111				IRQ0_IRQPL18 00011111 00011111 00011111 00011111			
0xB0400900	IRQ0_IRQPL21 00011111 00011111 00011111 00011111				IRQ0_IRQPL20 00011111 00011111 00011111 00011111			
0xB0400908	IRQ0_IRQPL23 00011111 00011111 00011111 00011111				IRQ0_IRQPL22 00011111 00011111 00011111 00011111			
0xB0400910	IRQ0_IRQPL25 00000000 00011111 00011111 00011111				IRQ0_IRQPL24 00011111 00011111 00011111 00011111			
0xB0400918	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQPL26 00011111 00011111 00011111 00011111			
0xB0400920	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQPL28 00011111 00011111 00011111 00011111			
0xB0400928	IRQ0_IRQPL31 00011111 00011111 00011111 00011111				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400930	IRQ0_IRQPL33 00011111 00011111 00011111 00011111				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400938	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQPL34 00011111 00011111 00011111 00011111			
0xB0400940	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQPL36 00011111 00011111 00011111 00011111			
0xB0400948	IRQ0_IRQPL39 00011111 00011111 00000000 00000000				IRQ0_IRQPL38 00000000 00011111 00011111 00011111			
0xB0400950	IRQ0_IRQPL41 00011111 00011111 00011111 00011111				IRQ0_IRQPL40 00000000 00000000 00000000 00011111			
0xB0400958	IRQ0_IRQPL43 00011111 00011111 00011111 00011111				IRQ0_IRQPL42 00011111 00011111 00011111 00011111			
0xB0400960	IRQ0_IRQPL45 00011111 00011111 00011111 00011111				IRQ0_IRQPL44 00011111 00011111 00011111 00011111			
0xB0400968	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				IRQ0_IRQPL46 00011111 00011111 00011111 00011111			
0xB0400970	IRQ0_IRQPL49 00011111 00011111 00000000 00000000				IRQ0_IRQPL48 00011111 00011111 00000000 00000000			
0xB0400978	IRQ0_IRQPL51 00000000 00011111 00000000 00000000				IRQ0_IRQPL50 00011111 00011111 00000000 00000000			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400980	IRQ0_IRQPL53 00011111 00011111 00011111 00011111				IRQ0_IRQPL52 00011111 00011111 00011111 00011111			
0xB0400988	IRQ0_IRQPL55 00011111 00011111 00011111 00011111				IRQ0_IRQPL54 00011111 00011111 00011111 00011111			
0xB0400990	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400998	IRQ0_IRQPL59 00011111 00011111 00011111 00011111				IRQ0_IRQPL58 00011111 00011111 00011111 00011111			
0xB04009A0 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400AB0	IRQ0_NMIR 00000000 00000000 00000000 00000000				IRQ0_NMIS 00000000 00000000 00000000 00000000			
0xB0400AB8	read0 00000000 00000000 00000000 00000000				IRQ0_NMISIS 00000000 00000000 00000000 00000000			
0xB0400AC0	IRQ0_IRQS1 00000000 00000000 00000000 00000000				IRQ0_IRQS0 00000000 00000000 00000000 00000000			
0xB0400AC8	IRQ0_IRQS3 00000000 00000000 00000000 00000000				IRQ0_IRQS2 00000000 00000000 00000000 00000000			
0xB0400AD0	IRQ0_IRQS5 00000000 00000000 00000000 00000000				IRQ0_IRQS4 00000000 00000000 00000000 00000000			
0xB0400AD8	IRQ0_IRQS7 00000000 00000000 00000000 00000000				IRQ0_IRQS6 00000000 00000000 00000000 00000000			
0xB0400AE0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400AE8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400AF0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400AF8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400B00	IRQ0_IRQR1 00000000 00000000 00000000 00000000				IRQ0_IRQR0 00000000 00000000 00000000 00000000			
0xB0400B08	IRQ0_IRQR3 00000000 00000000 00000000 00000000				IRQ0_IRQR2 00000000 00000000 00000000 00000000			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400B10	IRQ0_IRQR5 00000000 00000000 00000000 00000000				IRQ0_IRQR4 00000000 00000000 00000000 00000000			
0xB0400B18	IRQ0_IRQR7 00000000 00000000 00000000 00000000				IRQ0_IRQR6 00000000 00000000 00000000 00000000			
0xB0400B20	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400B28	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400B30	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400B38	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400B40	IRQ0_IRQSIS1 00000000 00000000 00000000 00000000				IRQ0_IRQSIS0 00000000 00000000 00000000 00000000			
0xB0400B48	IRQ0_IRQSIS3 00000000 00000000 00000000 00000000				IRQ0_IRQSIS2 00000000 00000000 00000000 00000000			
0xB0400B50	IRQ0_IRQSIS5 00000000 00000000 00000000 00000000				IRQ0_IRQSIS4 00000000 00000000 00000000 00000000			
0xB0400B58	IRQ0_IRQSIS7 00000000 00000000 00000000 00000000				IRQ0_IRQSIS6 00000000 00000000 00000000 00000000			
0xB0400B60	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400B68	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400B70	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400B78	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400B80	IRQ0_IRQCES1 00000000 00000000 00000000 00000000				IRQ0_IRQCES0 00000000 00000000 00000000 00000000			
0xB0400B88	IRQ0_IRQCES3 00000000 00000000 00000000 00000000				IRQ0_IRQCES2 00000000 00000000 00000000 00000000			
0xB0400B90	IRQ0_IRQCES5 00000000 00000000 00000000 00000000				IRQ0_IRQCES4 00000000 00000000 00000000 00000000			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400B98	IRQ0_IRQCES7 00000000 00000000 00000000 00000000				IRQ0_IRQCES6 00000000 00000000 00000000 00000000			
0xB0400BA0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400BA8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400BB0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400BB8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400BC0	IRQ0_IRQCEC1 00000000 00000000 00000000 00000000				IRQ0_IRQCEC0 00000000 00000000 00000000 00000000			
0xB0400BC8	IRQ0_IRQCEC3 00000000 00000000 00000000 00000000				IRQ0_IRQCEC2 00000000 00000000 00000000 00000000			
0xB0400BD0	IRQ0_IRQCEC5 00000000 00000000 00000000 00000000				IRQ0_IRQCEC4 00000000 00000000 00000000 00000000			
0xB0400BD8	IRQ0_IRQCEC7 00000000 00000000 00000000 00000000				IRQ0_IRQCEC6 00000000 00000000 00000000 00000000			
0xB0400BE0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400BE8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400BF0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400BF8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400C00	IRQ0_IRQCE1 00000000 00000000 00000000 00000000				IRQ0_IRQCE0 00000000 00000000 00000000 00000000			
0xB0400C08	IRQ0_IRQCE3 00000000 00000000 00000000 00000000				IRQ0_IRQCE2 00000000 00000000 00000000 00000000			
0xB0400C10	IRQ0_IRQCE5 00000000 00000000 00000000 00000000				IRQ0_IRQCE4 00000000 00000000 00000000 00000000			
0xB0400C18	IRQ0_IRQCE7 00000000 00000000 00000000 00000000				IRQ0_IRQCE6 00000000 00000000 00000000 00000000			



**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400C20	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400C28	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400C30	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400C38	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400C40	IRQ0_NMIHS 00000000 00000000 00000000 00000000				IRQ0_NMIHC 00000000 00000000 00000000 00000000			
0xB0400C48	read0 00000000 00000000 00000000 00000000				IRQ0_IRQHC 00000000 00000000 00000000 00000000			
0xB0400C50	IRQ0_IRQHS1 00000000 00000000 00000000 00000000				IRQ0_IRQHS0 00000000 00000000 00000000 00000000			
0xB0400C58	IRQ0_IRQHS3 00000000 00000000 00000000 00000000				IRQ0_IRQHS2 00000000 00000000 00000000 00000000			
0xB0400C60	IRQ0_IRQHS5 00000000 00000000 00000000 00000000				IRQ0_IRQHS4 00000000 00000000 00000000 00000000			
0xB0400C68	IRQ0_IRQHS7 00000000 00000000 00000000 00000000				IRQ0_IRQHS6 00000000 00000000 00000000 00000000			
0xB0400C70	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400C78	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400C80	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400C88	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400C90	read0 00000000 00000000 00000000 00000000				IRQ0_IRQPLM 00000000 00000000 00000000 00100000			
0xB0400C98	read0 00000000 00000000 00000000 00000000				IRQ0_CSR 00000000 00000001 00000000 00000000			
0xB0400CA0	read0 00000000 00000000 00000000 00000000				IRQ0_NESTL 00000000 00000000 00000000 00000000			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400CA8	IRQ0_NMIPS 00000000 00000000 00000000 00000000				IRQ0_NMIRS 00000000 00000000 00000000 00000000			
0xB0400CB0	IRQ0_IRQRS1 00000000 00000000 00000000 00000000				IRQ0_IRQRS0 00000000 00000000 00000000 00000000			
0xB0400CB8	IRQ0_IRQRS3 00000000 00000000 00000000 00000000				IRQ0_IRQRS2 00000000 00000000 00000000 00000000			
0xB0400CC0	IRQ0_IRQRS5 00000000 00000000 00000000 00000000				IRQ0_IRQRS4 00000000 00000000 00000000 00000000			
0xB0400CC8	IRQ0_IRQRS7 00000000 00000000 00000000 00000000				IRQ0_IRQRS6 00000000 00000000 00000000 00000000			
0xB0400CD0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				read0 00000000 00000000 00000000 00000000			
0xB0400CD8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400CE0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400CE8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400CF0	IRQ0_IRQPS1 00000000 00000000 00000000 00000000				IRQ0_IRQPS0 00000000 00000000 00000000 00000000			
0xB0400CF8	IRQ0_IRQPS3 00000000 00000000 00000000 00000000				IRQ0_IRQPS2 00000000 00000000 00000000 00000000			
0xB0400D00	IRQ0_IRQPS5 00000000 00000000 00000000 00000000				IRQ0_IRQPS4 00000000 00000000 00000000 00000000			
0xB0400D08	IRQ0_IRQPS7 00000000 00000000 00000000 00000000				IRQ0_IRQPS6 00000000 00000000 00000000 00000000			
0xB0400D10	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400D18	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400D20	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0400D28	read0 00000000 00000000 00000000 00000000				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0400D30	read0 00000000 00000000 00000000 00000000				IRQ0_UNLOCK 00000000 00000000 00000000 00000000			
0xB0400D38	read0 00000000 00000000 00000000 00000000				IRQ0_MID 00000000 00000000 00000000 00000000			
0xB0400D40	IRQ0_EAN 00000000 00000000 00000000 00000000				IRQ0_EEI 00000000 00000000 00000000 00000000			
0xB0400D48	IRQ0_EEB0 00000000 00000000 00000000 00000000				IRQ0_ET 00000000 00000000 00000000 00000000			
0xB0400D50	IRQ0_EEB2 00000000 00000000 00000000 00000000				IRQ0_EEB1 00000000 00000000 00000000 00000000			
0xB0400D58 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0408000	TPU0_LST 00000000 00000000 00000000 00000001				TPU0_UNLOCK 00000000 00000000 00000000 00000000			
0xB0408008	TPU0_TIR 00000000 00000000 00000000 00000000				TPU0_CFG 00000000 00000000 00000000 00000000			
0xB0408010	TPU0_TIE 00000000 00000000 00000000 00000000				TPU0_TST 00000000 00000000 00000000 00000000			
0xB0408018	read0 00000000 00000000 00000000 00000000				TPU0_MID 00000000 00000000 00000000 00000000			
0xB0408020- B0408028	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0408030	TPU0_TCN01 00000000 00000000 00000000 00000000				TPU0_TCN00 00000000 00000000 00000000 00000000			
0xB0408038	TPU0_TCN03 00000000 00000000 00000000 00000000				TPU0_TCN02 00000000 00000000 00000000 00000000			
0xB0408040	TPU0_TCN05 00000000 00000000 00000000 00000000				TPU0_TCN04 00000000 00000000 00000000 00000000			
0xB0408048	TPU0_TCN07 00000000 00000000 00000000 00000000				TPU0_TCN06 00000000 00000000 00000000 00000000			
0xB0408050	TPU0_TCN11 00000000 00000000 00000000 00000000				TPU0_TCN10 00000000 00000000 00000000 00000000			
0xB0408058	TPU0_TCN13 00000000 00000000 00000000 00000000				TPU0_TCN12 00000000 00000000 00000000 00000000			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0408060	TPU0_TCN15 00000000 00000000 00000000 00000000				TPU0_TCN14 00000000 00000000 00000000 00000000			
0xB0408068	TPU0_TCN17 00000000 00000000 00000000 00000000				TPU0_TCN16 00000000 00000000 00000000 00000000			
0xB0408070	TPU0_TCC1 00000000 00000000 00000000 00000000				TPU0_TCC0 00000000 00000000 00000000 00000000			
0xB0408078	TPU0_TCC3 00000000 00000000 00000000 00000000				TPU0_TCC2 00000000 00000000 00000000 00000000			
0xB0408080	TPU0_TCC5 00000000 00000000 00000000 00000000				TPU0_TCC4 00000000 00000000 00000000 00000000			
0xB0408088	TPU0_TCC7 00000000 00000000 00000000 00000000				TPU0_TCC6 00000000 00000000 00000000 00000000			
0xB0408090- B040FFF8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0410000	TRCFG_TCMCFG1 00000000 00000000 00000000 00000000				TRCFG_TCMCFG0 00000011 00000000 00000001 00000000			
0xB0410008	read0 00000000 00000000 00000000 00000000				TRCFG_TCMUNLOCK 00000000 00000000 00000000 00000000			
0xB0410010- B0410FF8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0411000	reserved 00000000 00000000 00000000 00000000				TCFCFG_FCPRKEY 00000000 00000000 00000000 00000000			
0xB0411008	reserved 00000000 00000000 00000000 00000000				TCFCFG_FCFGR 00000000 00000000 00000000 00000001			
0xB0411010	reserved 00000000 00000000 00000000 00000000				TCFCFG_FECCTRL 00000000 00000000 00000000 00000000			
0xB0411018	TCFCFG_FECCEIR 00000000 00000000 00000000 00000000				TCFCFG_FDATEIR 00000000 00000000 00000000 00000000			
0xB0411020	TCFCFG_FICTRL1 00000000 00000000 00000000 00000000				TCFCFG_FICTRL0 00000000 00000000 00000000 00000000			
0xB0411028	TCFCFG_FICTRL3 00000000 00000000 00000000 00000000				TCFCFG_FICTRL2 00000000 00000000 00000000 00000000			
0xB0411030	reserved 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0411038	TCFCFG_FSTAT1 00000000 00000000 00000000 00000000				TCFCFG_FSTAT0 00000000 00000000 00000000 00000000			
0xB0411040	TCFCFG_FSTAT3 00000000 00000000 00000000 00000000				TCFCFG_FSTAT2 00000000 00000000 00000000 00000000			
0xB0411048	reserved 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0411050	TCFCFG_FECCEAR 00000000 00000000 00000000 00000000				TCFCFG_FSECIR 00000000 00000000 00000000 00000000			
0xB0411058	reserved 00000000 00000000 00000000 00000000				TCFCFG_FMIDR 00000000 00000000 00000000 00000000			
0xB0411060	TCFCFG_FCAMHR0 00000000 00000000 00XXXXXX XXXXXXXX				TCFCFG_FCAMLR0 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0411068	TCFCFG_FCAMHR1 00000000 00000000 00XXXXXX XXXXXXXX				TCFCFG_FCAMLR1 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0411070	TCFCFG_FCAMHR2 00000000 00000000 00XXXXXX XXXXXXXX				TCFCFG_FCAMLR2 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0411078	TCFCFG_FCAMHR3 00000000 00000000 00XXXXXX XXXXXXXX				TCFCFG_FCAMLR3 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0411080- B0411FF8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0412000	reserved 00000000 00000000 00000000 00000000				EEFCFG_CPR 00000000 00000000 00000000 00000000			
0xB0412008	EEFCFG_ECR 00000000 00000000 00000000 00000000				EEFCFG_CR 00000000 00000000 00000000 00000010			
0xB0412010	EEFCFG_WSR 00000000 00000000 00000000 00000000				EEFCFG_WCR 00000000 00000000 00000000 00000000			
0xB0412018	EEFCFG_EEIR 00000000 00000000 00000000 00000000				EEFCFG_DBEIR 00000000 00000000 00000000 00000000			
0xB0412020	EEFCFG_ICR 00000000 00000000 00000000 00000000				reserved 00000000 00000000 00000000 00000000			
0xB0412028	EEFCFG_SECIR 00000000 00000000 00000000 00000000				EEFCFG_SR 00000000 00000000 00000000 00000000			
0xB0412030	EEFCFG_MIR 00000000 00000000 00000000 00000000				EEFCFG_EEAR 00000000 00000000 00000000 00000000			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0412038	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				EEFCFG_EMENR 00000000 00000000 00000001 00000000			
0xB0412040	reserved 00000000 00000000 00000000 00000000				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0412048	EEFCFG_FCAMHR 00000000 00000000 00XXXXXX XXXXXXXX				EEFCFG_FCAMLRL XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0412050	EEFCFG_SEQCM 00000000 00000000 00000000 00000000				EEFCFG_SEQWM 00000000 00000000 00000000 00000000			
0xB0412058	EEFCFG_ARBCLR 00000000 00000000 00000000 00000000				EEFCFG_ARBERR 00000000 00000000 00000000 00000000			
0xB0412060	EEFCFG_BERRCLR 00000000 00000000 00000000 00000000				EEFCFG_BERR 00000000 00000000 00000000 00000000			
0xB0412068	read0 00000000 00000000 00000000 00000000				EEFCFG_BLANK 00000000 00000000 00000000 00000000			
0xB0412070- B0412FF8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0413000	SHE_CMDCANCEL 00000000 00000000 00000000 00000000				SHE_CMD 00000000 00000000 00000000 00000000			
0xB0413008	SHE_STATUS XXXX0000 00000000 00000000 00000000				SHE_CLKCTRL 00000000 00000000 00000000 00000000			
0xB0413010	SHE_CLKSTAT 00000000 00000000 00000000 00000000				SHE_ERC 00000000 00010000 00000000 00000000			
0xB0413018	SHE_IRQ 00000000 00000000 00000000 00000000				SHE_MID 00000000 00000000 00000000 00000000			
0xB0413020	SHE_IRQCLR 00000000 00000000 00000000 00000000				SHE_IRQEN 00000000 00000000 00000000 00000000			
0xB0413028	SHE_OMSTADDR 00000000 00000000 00000000 00000000				SHE_IMSTADDR 00000000 00000000 00000000 00000000			
0xB0413030	SHE_OMSTCNT 00000000 00000000 00000000 00000000				SHE_IMSTCNT 00000000 00000000 00000000 00000000			
0xB0413038	SHE_OMSTSTART 00000000 00000000 00000000 00000000				SHE_IMSTSTART 00000000 00000000 00000000 00000000			
0xB0413040	SHE_OFIFOCFG 00000000 00000001 00000000 00000000				SHE_IFIFOCFG 00000000 00000001 00000000 00000000			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0413048	SHE_COMPARE1 00000111 11111111 11111111 11111111				SHE_COMPARE0 11111111 11111111 11111111 11111111			
0xB0413050	SHE_MSTSTATUS 00000000 00000001 00000000 00000001				SHE_COMPACC 00000000 00000000 00000000 00000000			
0xB0413058	SHE_OMSTERRADDR 00000000 00000000 00000000 00000000				SHE_IMSTERRADDR 00000000 00000000 00000000 00000000			
0xB0413060	SHE_FIFOLOAD 00000000 00110000 00000000 00110000				SHE_FIFOSTATUS 00000000 00000000 00000000 00000000			
0xB0413068	SHE_DATACNT1 00000000 00000000 00000000 00000000				SHE_DATACNT0 00000000 00000000 00000000 00000000			
0xB0413070 -	read0 00000000 00000000 00000000 00000000				reserved 00000000 00000000 00000000 00000000			
0xB0413100	SHE_IFIFOWRDATA1 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA0 00000000 00000000 00000000 00000000			
0xB0413108	SHE_IFIFOWRDATA3 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA2 00000000 00000000 00000000 00000000			
0xB0413110	SHE_IFIFOWRDATA5 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA4 00000000 00000000 00000000 00000000			
0xB0413118	SHE_IFIFOWRDATA7 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA6 00000000 00000000 00000000 00000000			
0xB0413120	SHE_IFIFOWRDATA9 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA8 00000000 00000000 00000000 00000000			
0xB0413128	SHE_IFIFOWRDATA11 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA10 00000000 00000000 00000000 00000000			
0xB0413130	SHE_IFIFOWRDATA13 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA12 00000000 00000000 00000000 00000000			
0xB0413138	SHE_IFIFOWRDATA15 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA14 00000000 00000000 00000000 00000000			
0xB0413140	SHE_IFIFOWRDATA17 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA16 00000000 00000000 00000000 00000000			
0xB0413148	SHE_IFIFOWRDATA19 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA18 00000000 00000000 00000000 00000000			
0xB0413150	SHE_IFIFOWRDATA21 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA20 00000000 00000000 00000000 00000000			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0413158	SHE_IFIFOWRDATA23 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA22 00000000 00000000 00000000 00000000			
0xB0413160	SHE_IFIFOWRDATA25 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA24 00000000 00000000 00000000 00000000			
0xB0413168	SHE_IFIFOWRDATA27 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA26 00000000 00000000 00000000 00000000			
0xB0413170	SHE_IFIFOWRDATA29 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA28 00000000 00000000 00000000 00000000			
0xB0413178	SHE_IFIFOWRDATA31 00000000 00000000 00000000 00000000				SHE_IFIFOWRDATA30 00000000 00000000 00000000 00000000			
0xB0413180	SHE_OFIFORDDATA1 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA0 00000000 00000000 00000000 00000000			
0xB0413188	SHE_OFIFORDDATA3 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA2 00000000 00000000 00000000 00000000			
0xB0413190	SHE_OFIFORDDATA5 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA4 00000000 00000000 00000000 00000000			
0xB0413198	SHE_OFIFORDDATA7 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA6 00000000 00000000 00000000 00000000			
0xB04131A0	SHE_OFIFORDDATA9 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA8 00000000 00000000 00000000 00000000			
0xB04131A8	SHE_OFIFORDDATA11 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA10 00000000 00000000 00000000 00000000			
0xB04131B0	SHE_OFIFORDDATA13 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA12 00000000 00000000 00000000 00000000			
0xB04131B8	SHE_OFIFORDDATA15 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA14 00000000 00000000 00000000 00000000			
0xB04131C0	SHE_OFIFORDDATA17 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA16 00000000 00000000 00000000 00000000			
0xB04131C8	SHE_OFIFORDDATA19 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA18 00000000 00000000 00000000 00000000			
0xB04131D0	SHE_OFIFORDDATA21 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA20 00000000 00000000 00000000 00000000			
0xB04131D8	SHE_OFIFORDDATA23 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA22 00000000 00000000 00000000 00000000			



**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB04131E0	SHE_OFIFORDDATA25 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA24 00000000 00000000 00000000 00000000			
0xB04131E8	SHE_OFIFORDDATA27 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA26 00000000 00000000 00000000 00000000			
0xB04131F0	SHE_OFIFORDDATA29 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA28 00000000 00000000 00000000 00000000			
0xB04131F8	SHE_OFIFORDDATA31 00000000 00000000 00000000 00000000				SHE_OFIFORDDATA30 00000000 00000000 00000000 00000000			
0xB0413200- B0413FF8	reserved 00000000 00000000 00000000 00000000 00000000 00000000 00000000 0000000X							
0xB0414000	MPUXSHE0_NMIEN 00000000 00000000 00000000 00000001				MPUXSHE0_CTRL0 00000000 00000000 00000001 00000000			
0xB0414008	MPUXSHE0_WERRA XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				MPUXSHE0_WERRC 00000000 00000000 0000XXX XXXXXXXX0			
0xB0414010	MPUXSHE0_RERRA XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				MPUXSHE0_RERRC 00000000 00000000 0000XXX XXXXXXXX0			
0xB0414018	MPUXSHE0_SADDR1 00000000 00000000 00000000 00000000				MPUXSHE0_CTRL1 00000000 00000000 00000000 00000000			
0xB0414020	MPUXSHE0_CTRL2 00000000 00000000 00000000 00000000				MPUXSHE0_EADDR1 00000000 00000000 00000000 01111111			
0xB0414028	MPUXSHE0_EADDR2 00000000 00000000 00000000 01111111				MPUXSHE0_SADDR2 00000000 00000000 00000000 00000000			
0xB0414030	MPUXSHE0_SADDR3 00000000 00000000 00000000 00000000				MPUXSHE0_CTRL3 00000000 00000000 00000000 00000000			
0xB0414038	MPUXSHE0_CTRL4 00000000 00000000 00000000 00000000				MPUXSHE0_EADDR3 00000000 00000000 00000000 01111111			
0xB0414040	MPUXSHE0_EADDR4 00000000 00000000 00000000 01111111				MPUXSHE0_SADDR4 00000000 00000000 00000000 00000000			
0xB0414048	MPUXSHE0_SADDR5 00000000 00000000 00000000 00000000				MPUXSHE0_CTRL5 00000000 00000000 00000000 00000000			
0xB0414050	MPUXSHE0_CTRL6 00000000 00000000 00000000 00000000				MPUXSHE0_EADDR5 00000000 00000000 00000000 01111111			
0xB0414058	MPUXSHE0_EADDR6 00000000 00000000 00000000 01111111				MPUXSHE0_SADDR6 00000000 00000000 00000000 00000000			

**Table 36. Memory Layout of MEMORY\_CONFIG Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0414060	MPUXSHE0_SADDR7 00000000 00000000 00000000 00000000				MPUXSHE0_CTRL7 00000000 00000000 00000000 00000000			
0xB0414068	MPUXSHE0_CTRL8 00000000 00000000 00000000 00000000				MPUXSHE0_EADDR7 00000000 00000000 00000000 01111111			
0xB0414070	MPUXSHE0_EADDR8 00000000 00000000 00000000 01111111				MPUXSHE0_SADDR8 00000000 00000000 00000000 00000000			
0xB0414078	MPUXSHE0_MID 00000000 00000000 00000000 00000000				MPUXSHE0_UNLOCK 00000000 00000000 00000000 00000000			
0xB0414080- B0417FF8	reserved 00000000 00000000 00000000 00000000 00000000 00000000 00000000 0000000X							
0xB0418000	BSU6_BTST 00000000 00000000 00000000 00000000				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0418008- B0418010	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0418018	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				BSU6_PEN2 00000000 00000000 00000001 00000000			
0xB0418020	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				BSU6_PEN4 00000000 00000000 00000000 00000001			
0xB0418028- B0418038	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0418040	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				BSU6_PEN12 00000000 00000000 00000000 00000001			
0xB0418048- B0418058	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0418060	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				BSU6_PEN20 00000000 00000000 00000000 00000001			
0xB0418068- B04FFFF8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							

**Table 37. Memory Layout of DEBUG\_BUS Registers**

Offset	+3	+2	+1	+0
0xB0500000- B050DFFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB050E000	MCFG_DTAR 000XXX0X 000000XX 00000000 00000000			
0xB050E004	MCFG_TSR 00000000 00000000 00000000 00111011			
0xB050E008- B050F11C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB050F120	SCCFG_TCFPUSRKEY0 00000000 00000000 00000000 00000000			
0xB050F124	SCCFG_TCFPUSRKEY1 00000000 00000000 00000000 00000000			
0xB050F128	SCCFG_TCFPUSRKEY2 00000000 00000000 00000000 00000000			
0xB050F12C	SCCFG_TCFPUSRKEY3 00000000 00000000 00000000 00000000			
0xB050F130	SCCFG_EEFUSRKEY0 00000000 00000000 00000000 00000000			
0xB050F134	SCCFG_EEFUSRKEY1 00000000 00000000 00000000 00000000			
0xB050F138	SCCFG_EEFUSRKEY2 00000000 00000000 00000000 00000000			
0xB050F13C	SCCFG_EEFUSRKEY3 00000000 00000000 00000000 00000000			
0xB050F140- B050F16C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB050F170	SCCFG_CTRL 00000000 00000000 00000000 00000000			
0xB050F174	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB050F178	SCCFG_STAT0 00000000 00000000 00000000 00000000			

**Table 37. Memory Layout of DEBUG\_BUS Registers (Continued)**

Offset	+3	+2	+1	+0
0xB050F17C	SCCFG_STAT1 00000001 0000000X 00000000 00111111			
0xB050F180	SCCFG_STAT2 00000000 00000000 00000000 00000101			
0xB050F184- B050F18C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB050F190	SCCFG_SECKEY0 00000000 00000000 00000000 00000000			
0xB050F194	SCCFG_SECKEY1 00000000 00000000 00000000 00000000			
0xB050F198	SCCFG_SECKEY2 00000000 00000000 00000000 00000000			
0xB050F19C	SCCFG_SECKEY3 00000000 00000000 00000000 00000000			
0xB050F1A0	SCCFG_MODID 00000000 00000000 00000000 00000000			
0xB050F1A4	SCCFG_UNLCK 00000000 00000000 00000000 00000000			
0xB050F1A8	SCCFG_GPREG0 00000000 00000000 00000000 00000000			
0xB050F1AC	SCCFG_GPREG1 00000000 00000000 00000000 00000000			
0xB050F1B0- B05FFFFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 38. Memory Layout of MCU\_CONFIG Registers**

Offset	+3	+2	+1	+0
0xB0600000	SYSC_PROTKEYR 00000000 00000000 00000000 00000000			
0xB0600004- B060007C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600080	SYSC_RUNCKSRER 00000000 00001110		SYSC_RUNPDCFGR 00000000 00001111	
0xB0600084	SYSC_RUNCKSELR 00100011 00000000 00000000 00000000			
0xB0600088	SYSC_RUNCKER 01110001 00111111 00001101 11110001			
0xB060008C	SYSC_RUNCKDIVR0 00000000 00000000 00000000 00000000			
0xB0600090	SYSC_RUNCKDIVR1 00000000 00000000 00000000 00000000			
0xB0600094	SYSC_RUNCKDIVR2 00000000 00000000 00000000 00000000			
0xB0600098	SYSC_RUNPLLCTR 00000000 00001101 00000001 00000000			
0xB060009C	SYSC_RUNSSCGCNR0 00000001 00001101 00000001 00000000			
0xB06000A0	SYSC_RUNSSCGCNR1 00000000 00000000 00000000 00101001			
0xB06000A4	SYSC_RUNGFXCNR0 00000001 00001101 00000000 00000000			
0xB06000A8	SYSC_RUNGFXCNR1 00000000 00000000 00000000 00101001			
0xB06000AC	SYSC_RUNLVDCFGR 00000000 00001011 00001110 00001111			
0xB06000B0	SYSC_TRGRUNCNTR 00000000 00000000		SYSC_RUNCSVCFGR 00000000 00000000	
0xB06000B4- B06000FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0600100	SYSC_PSSCKSRER 00000000 00001110		SYSC_PSSPDCFGR 00000000 00001111	
0xB0600104	SYSC_PSSCKSELR 00100011 00000000 00000000 00000000			
0xB0600108	SYSC_PSSCKER 01110001 00111110 00001101 11110001			
0xB060010C	SYSC_PSSCKDIVR0 00000000 00000000 00000000 00000000			
0xB0600110	SYSC_PSSCKDIVR1 00000000 00000000 00000000 00000000			
0xB0600114	SYSC_PSSCKDIVR2 00000000 00000000 00000000 00000000			
0xB0600118	SYSC_PSSPLLCNTR 00000000 00001101 00000001 00000000			
0xB060011C	SYSC_PSSSSCGCNTR0 00000001 00001101 00000001 00000000			
0xB0600120	SYSC_PSSSSCGCNTR1 00000000 00000000 00000000 00101001			
0xB0600124	SYSC_PSSGFXCNTR0 00000001 00001101 00000000 00000000			
0xB0600128	SYSC_PSSGFXCNTR1 00000000 00000000 00000000 00101001			
0xB060012C	SYSC_PSSLVDCFGR 00000000 00001011 00001110 00001111			
0xB0600130	SYSC_PSEENR 00000000 00000000		SYSC_PSSCSVCFGR 00000000 00000000	
0xB0600134- B060017C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600180	SYSC_APPCKSRER 00000000 00001110		SYSC_APPPDCFGR 00000000 00001111	
0xB0600184	SYSC_APPCKSELR 00100011 00000000 00000000 00000000			
0xB0600188	SYSC_APPCKER 01110001 00111111 00001101 11110001			

**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB060018C	SYSC_APPCKDIVR0 00000000 00000000 00000000 00000000			
0xB0600190	SYSC_APPCKDIVR1 00000000 00000000 00000000 00000000			
0xB0600194	SYSC_APPCKDIVR2 00000000 00000000 00000000 00000000			
0xB0600198	SYSC_APPPLLCTR 00000000 00001101 00000001 00000000			
0xB060019C	SYSC_APPSSCGCNR0 00000001 00001101 00000001 00000000			
0xB06001A0	SYSC_APPSSCGCNR1 00000000 00000000 00000000 00101001			
0xB06001A4	SYSC_APPGFXCNTR0 00000001 00001101 00000000 00000000			
0xB06001A8	SYSC_APPGFXCNTR1 00000000 00000000 00000000 00101001			
0xB06001AC	SYSC_APPLVDCFGR 00000000 00001011 00001110 00001111			
0xB06001B0	reserved XXXXXXXX XXXXXXXX		SYSC_APPCSVCFGR 00000000 00000000	
0xB06001B4- B06001FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600200	SYSC_CKSRESTSR 00000000 00001110		SYSC_PDSTSR 00000000 00001111	
0xB0600204	SYSC_CKSELSTSR 00100011 00000000 00000000 00000000			
0xB0600208	SYSC_CKESTSR 01110001 00111111 00001101 11110001			
0xB060020C	SYSC_CKDIVSTSR0 00000000 00000000 00000000 00000000			
0xB0600210	SYSC_CKDIVSTSR1 00000000 00000000 00000000 00000000			
0xB0600214	SYSC_CKDIVSTSR2 00000000 00000000 00000000 00000000			

**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0600218	SYSC_PLLSTSR 00000000 00001101 00000001 00000000			
0xB060021C	SYSC_SSCGSTR0 00000001 00001101 00000001 00000000			
0xB0600220	SYSC_SSCGSTR1 00000000 00000000 00000000 00101001			
0xB0600224	SYSC_GFXSTR0 00000001 00001101 00000000 00000000			
0xB0600228	SYSC_GFXSTR1 00000000 00000000 00000000 00101001			
0xB060022C	SYSC_LVDCFGSTR 00000000 00101011 00101110 00101111			
0xB0600230	reserved XXXXXXXX XXXXXXXX	SYSC_CSVCFGSTR 00000000 00000000		
0xB0600234- B060027C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600280	SYSC_SYSIDR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600284	SYSC_SYSSTR 00000000 00000000 0000100 00000000			
0xB0600288	SYSC_SYSINTER 00000000 00000000 00000000 00000000			
0xB060028C	SYSC_SYSICLR 00000000 00000000 00000000 00000000			
0xB0600290	SYSC_SYSERRR 00000000 00000000 00000000 00000000			
0xB0600294	SYSC_SYSERRICLR 00000000 00000000 00000000 00000000			
0xB0600298- B06002FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600300	SYSC_CSMOCFGR 00000000 00000000 00000000 00000000			
0xB0600304	SYSC_CSVSOCFGR 00000000 00000000 00000000 00000000			



**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0600308	SYSC_CSMPCFGR 00000000 00000000 00000000 00000000			
0xB060030C	SYSC_CSMPCFGR 00000000 00000000 00000000 00000000			
0xB0600310	SYSC_CSMPCFGR 00000000 00000000 00000000 00000000			
0xB0600314	SYSC_CSMPCFGR 00000000 00000000 00000000 00000000			
0xB0600318- B060037C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600380	SYSC_RSTCNTR 00000000 00000000 00000000 00000000			
0xB0600384	SYSC_RSTCAUSEUR 00011110 00000000 00000000 00000001			
0xB0600388	SYSC_RSTCAUSEBT X0011110 00000000 00000000 00000001			
0xB060038C- B06003FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600400	SYSC_SRCSTTRG 00000000 00000000 00000000 00000000			
0xB0600404	SYSC_SRCSTCNTR 00000000 00000000 00000000 00000000			
0xB0600408	SYSC_SRCSTCPR 00000000 00001110 00000000 00000001			
0xB060040C	SYSC_SRCSTSTATR 00000000 00000000 00000000 00000000			
0xB0600410	SYSC_SRCSTINTER 00000000 00000000 00000000 00000000			
0xB0600414	SYSC_SRCSTICLR 00000000 00000000 00000000 00000000			
0xB0600418- B060047C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600480	SYSC_RCSCTTRG 00000000 00000000 00000000 00000000			

**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0600484	SYSC_RCSCTCNTR 00000000 00000000 00000000 00000000			
0xB0600488	SYSC_RCSCTCPR 00000000 00000110 00000000 00011110			
0xB060048C	SYSC_RCSCTSTATR 00000000 00000000 00000000 00000000			
0xB0600490	SYSC_RCSCTINTER 00000000 00000000 00000000 00000000			
0xB0600494	SYSC_RCSCTICLR 00000000 00000000 00000000 00000000			
0xB0600498- B06004FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600500	SYSC_MAINSCTTRG 00000000 00000000 00000000 00000000			
0xB0600504	SYSC_MAINSCTCNTR 00000000 00000000 00000000 00000000			
0xB0600508	SYSC_MAINSCTCPR 00000000 00000110 00010000 00000000			
0xB060050C	SYSC_MAINSCTSTATR 00000000 00000000 00000000 00000000			
0xB0600510	SYSC_MAINSCTINTER 00000000 00000000 00000000 00000000			
0xB0600514	SYSC_MAINSCTICLR 00000000 00000000 00000000 00000000			
0xB0600518- B060057C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600580	SYSC_SUBSCTTRG 00000000 00000000 00000000 00000000			
0xB0600584	SYSC_SUBSCTCNTR 00000000 00000000 00000000 00000000			
0xB0600588	SYSC_SUBSCTCPR 00000000 00000110 00000100 00000000			
0xB060058C	SYSC_SUBSCTSTATR 00000000 00000000 00000000 00000000			

**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0600590	SYSC_SUBSCTINTER 00000000 00000000 00000000 00000000			
0xB0600594	SYSC_SUBSCTICLR 00000000 00000000 00000000 00000000			
0xB0600598- B06005FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600600	SYSC_CKOTCFGR 00000000 00000000 00000000 00000111			
0xB0600604- B060067C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600680	SYSC_SPCCFGR 00000000 000000X0 00000000 00000000			
0xB0600684	SYSC_RCCFGR 00000000 00000000 00000001 11111111			
0xB0600688	SYSC_TESTR0 00000000 00000000 00000000 00000000			
0xB060068C	SYSC_TESTR1 00000000 00000000 00000000 00000000			
0xB0600690	SYSC_TESTR2 00000000 00000000 00000000 00000000			
0xB0600694- B06006FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0600700	SYSC_JTAGDETECT 00000000 00000000 00000000 00000000			
0xB0600704	SYSC_JTAGCNFG 00000000 00000000 00000000 00000001			
0xB0600708	SYSC_JTAGWAKEUP 00000000 00000000 00000000 00000001			
0xB060070C- B0607FFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0608000	WDG_PROT 00000000 00000000 00000000 00000000			
0xB0608004	reserved 00000000 00000000 00000000 00000000			

**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0608008	WDG_CNT 00000000 00000000 00000000 00000000			
0xB060800C	WDG_RSTCAUSE 00000000 00000000 00000000 000XXXXX			
0xB0608010	WDG_TRG0 00000000 00000000 00000000 00000000			
0xB0608014	reserved 00000000 00000000 00000000 00000000			
0xB0608018	WDG_TRG1 00000000 00000000 00000000 00000000			
0xB060801C	reserved 00000000 00000000 00000000 00000000			
0xB0608020	WDG_INT 00000000 00000000 00000000 00000000			
0xB0608024	WDG_INTCLR 00000000 00000000 00000000 00000000			
0xB0608028	reserved 00000000 00000000 00000000 00000000			
0xB060802C	WDG_TRG0CFG 00000000 00000000 00000000 00000000			
0xB0608030	WDG_TRG1CFG 00000000 00000000 00000000 00000000			
0xB0608034	WDG_RUNLL 00000000 00000000 00000000 00000000			
0xB0608038	WDG_RUNUL 00000001 00000000 00000000 00000000			
0xB060803C	WDG_PSSLL 00000000 00000000 00000000 00000000			
0xB0608040	WDG_PSSUL 10000000 00000000 00000000 00000000			
0xB0608044	WDG_RSTDLY 00000000 00000000 00000000 00000000			
0xB0608048	WDG_CFG 00000000 00000000 00000000 00000011			

**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB060804C- B060FFFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0610000	RRCFG_UNLOCKR 00000000 00000000 00000000 00000000			
0xB0610004	RRCFG_CSR 00001111 00000000 00000010 00000000			
0xB0610008	RRCFG_EAN 00000000 00000000 00000000 00000000			
0xB061000C	RRCFG_ERRMSKR0 00000000 00000000 00000000 00000000			
0xB0610010	RRCFG_ERRMSKR1 00000000 00000000 00000000 00000000			
0xB0610014	RRCFG_ECCEN 00000000 00000000 00000000 00000001			
0xB0610018- B0617FFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0618000	RTC_WTCR 00000000 00000000 00000000 00000000			
0xB0618004	RTC_WTSR 00000000 00000000 00000000 00000000			
0xB0618008	RTC_WINS 00000000 00000000 00000000 00000000			
0xB061800C	RTC_WINE 00000000 00000000 00000000 00000000			
0xB0618010	RTC_WINC 00000000 00000000 00000000 00000000			
0xB0618014	RTC_WTBR 00000000 00000000 00000000 00000000			
0xB0618018	RTC_WRT 00000000 00000000 00000000 00000000			
0xB061801C	RTC_CNTCAL 00000000 00000000 00000000 00000000			
0xB0618020	RTC_CNTPCAL 00000000 00000000 00000000 00000000			

**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0618024	RTC_DURMW 00000000 00000000 00000000 00000000			
0xB0618028	RTC_CALTRG 00000000 00000000 00000000 00000000			
0xB061802C	RTC_DEBUG 00000000 00000000 00000000 00000000			
0xB0618030- B061FFFC	reserved 00000000 00000000 00000000 0000000X			
0xB0620000	EIC0_ENIR 00000000 00000000 00000000 00000000			
0xB0620004	EIC0_ENISR 00000000 00000000 00000000 00000000			
0xB0620008	EIC0_ENICR 00000000 00000000 00000000 00000000			
0xB062000C	EIC0_EIRR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0620010	EIC0_EIRCR 00000000 00000000 00000000 00000000			
0xB0620014	EIC0_NFER 00000000 00000000 00000000 00000000			
0xB0620018	EIC0_NFESR 00000000 00000000 00000000 00000000			
0xB062001C	EIC0_NFECR 00000000 00000000 00000000 00000000			
0xB0620020	EIC0_ELVR0 00000000 00000000 00000000 00000000			
0xB0620024	EIC0_ELVR1 00000000 00000000 00000000 00000000			
0xB0620028	EIC0_ELVR2 00000000 00000000 00000000 00000000			
0xB062002C	EIC0_ELVR3 00000000 00000000 00000000 00000000			
0xB0620030	EIC0_NMIR 00000000 00000000 00000000 00000000			

**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0620034	EIC0_DRER 00000000 00000000 00000000 00000000			
0xB0620038	EIC0_DRESR 00000000 00000000 00000000 00000000			
0xB062003C	EIC0_DRECR 00000000 00000000 00000000 00000000			
0xB0620040	EIC0_DRFR 00000000 00000000 00000000 00000000			
0xB0620044- B0627FFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0628000	EICU0_CNFGR 00000000 00000000 00000000 00000000			
0xB0628004	EICU0_IRENr 00000000 00000000 00000000 00000000			
0xB0628008	EICU0_SPLR0 00000000 00000000 00000000 00000000			
0xB062800C	EICU0_SPLR1 00000000 00000000 00000000 00000000			
0xB0628010	EICU0_SPLR2 00000000 00000000 00000000 00000000			
0xB0628014	EICU0_SPLR3 00000000 00000000 00000000 00000000			
0xB0628018	EICU0_SPLR4 00000000 00000000 00000000 00000000			
0xB062801C	EICU0_SPLR5 00000000 00000000 00000000 00000000			
0xB0628020	EICU0_SPLR6 00000000 00000000 00000000 00000000			
0xB0628024	EICU0_SPLR7 00000000 00000000 00000000 00000000			
0xB0628028- B06F8FFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB06F9000	read0 00000000 00000000		RICFG7_EIC0INT0 00000000 00000000	

**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB06F9004	read0 00000000 00000000		RICFG7_EIC0INT01 00000000 00000000	
0xB06F9008	read0 00000000 00000000		RICFG7_EIC0INT02 00000000 00000000	
0xB06F900C	read0 00000000 00000000		RICFG7_EIC0INT03 00000000 00000000	
0xB06F9010	read0 00000000 00000000		RICFG7_EIC0INT04 00000000 00000000	
0xB06F9014	read0 00000000 00000000		RICFG7_EIC0INT05 00000000 00000000	
0xB06F9018	read0 00000000 00000000		RICFG7_EIC0INT06 00000000 00000000	
0xB06F901C	read0 00000000 00000000		RICFG7_EIC0INT07 00000000 00000000	
0xB06F9020	read0 00000000 00000000		RICFG7_EIC0INT08 00000000 00000000	
0xB06F9024	read0 00000000 00000000		RICFG7_EIC0INT09 00000000 00000000	
0xB06F9028	read0 00000000 00000000		RICFG7_EIC0INT10 00000000 00000000	
0xB06F902C	read0 00000000 00000000		RICFG7_EIC0INT11 00000000 00000000	
0xB06F9030	read0 00000000 00000000		RICFG7_EIC0INT12 00000000 00000000	
0xB06F9034	read0 00000000 00000000		RICFG7_EIC0INT13 00000000 00000000	
0xB06F9038	read0 00000000 00000000		RICFG7_EIC0INT14 00000000 00000000	
0xB06F903C	read0 00000000 00000000		RICFG7_EIC0INT15 00000000 00000000	
0xB06F9040	read0 00000000 00000000		RICFG7_EIC0INT16 00000000 00000000	
0xB06F9044	read0 00000000 00000000		RICFG7_EIC0INT17 00000000 00000000	



**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB06F9048	read0 00000000 00000000		RICFG7_EIC0INT18 00000000 00000000	
0xB06F904C	read0 00000000 00000000		RICFG7_EIC0INT19 00000000 00000000	
0xB06F9050	read0 00000000 00000000		RICFG7_EIC0INT20 00000000 00000000	
0xB06F9054	read0 00000000 00000000		RICFG7_EIC0INT21 00000000 00000000	
0xB06F9058	read0 00000000 00000000		RICFG7_EIC0INT22 00000000 00000000	
0xB06F905C	read0 00000000 00000000		RICFG7_EIC0INT23 00000000 00000000	
0xB06F9060	read0 00000000 00000000		RICFG7_EIC0INT24 00000000 00000000	
0xB06F9064	read0 00000000 00000000		RICFG7_EIC0INT25 00000000 00000000	
0xB06F9068	read0 00000000 00000000		RICFG7_EIC0INT26 00000000 00000000	
0xB06F906C	read0 00000000 00000000		RICFG7_EIC0INT27 00000000 00000000	
0xB06F9070	read0 00000000 00000000		RICFG7_EIC0INT28 00000000 00000000	
0xB06F9074	read0 00000000 00000000		RICFG7_EIC0INT29 00000000 00000000	
0xB06F9078	read0 00000000 00000000		RICFG7_EIC0INT30 00000000 00000000	
0xB06F907C	read0 00000000 00000000		RICFG7_EIC0INT31 00000000 00000000	
0xB06F9080	read0 00000000 00000000		RICFG7_EIC0NMI 00000000 00000000	
0xB06F9084- B06FFC00	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB06FFC04	BSU7_BTST 00000000 00000000 00000000 00000000			

**Table 38. Memory Layout of MCU\_CONFIG Registers (Continued)**

Offset	+3	+2	+1	+0
0xB06FFC08- B06FFC18	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB06FFC1C	BSU7_PEN3 00000000 00000000 00000000 00000000			
0xB06FFC20	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB06FFC24	BSU7_PEN5 00000000 00000000 00000000 00000000			
0xB06FFC28	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB06FFC2C	BSU7_PEN7 00000000 00000000 00000000 00000000			
0xB06FFC30	BSU7_PEN8 00000000 00000000 00000000 00000000			
0xB06FFC34- B06FFFFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 39. Memory Layout of PERIO\_RBUS Registers**

Offset	+1	+0
0xB0700000	ADC0_ER32 00000000 00000000	
0xB0700002	ADC0_ER10 00000000 00000000	
0xB0700004	ADC0_CS1 00000000	ADC0_CS0 00000000
0xB0700006	ADC0_CS3 00000000	ADC0_CS2 00000000
0xB0700008	ADC0_CSS1 00000000	reserved XXXXXXXXXX
0xB070000A	ADC0_CSC1 00000000	reserved XXXXXXXXXX
0xB070000C	ADC0_CSS3 00000000	reserved XXXXXXXXXX
0xB070000E	ADC0_CSC3 00000000	reserved XXXXXXXXXX
0xB0700010	ADC0_CR 000000XX XXXXXXXXX	
0xB0700012	reserved XXXXXXXXXX	reserved XXXXXXXXXX
0xB0700014	reserved XXXXXXXXXX	reserved XXXXXXXXXX
0xB0700016	reserved XXXXXXXXXX	reserved XXXXXXXXXX
0xB0700018	ADC0_CD0 000000XX XXXXXXXXX	
0xB070001A	ADC0_CD1 000000XX XXXXXXXXX	
0xB070001C	ADC0_CD2 000000XX XXXXXXXXX	
0xB070001E	ADC0_CD3 000000XX XXXXXXXXX	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0700020	ADC0_CD4 000000XX XXXXXXXX	
0xB0700022	ADC0_CD5 000000XX XXXXXXXX	
0xB0700024	ADC0_CD6 000000XX XXXXXXXX	
0xB0700026	ADC0_CD7 000000XX XXXXXXXX	
0xB0700028	ADC0_CD8 000000XX XXXXXXXX	
0xB070002A	ADC0_CD9 000000XX XXXXXXXX	
0xB070002C	ADC0_CD10 000000XX XXXXXXXX	
0xB070002E	ADC0_CD11 000000XX XXXXXXXX	
0xB0700030	ADC0_CD12 000000XX XXXXXXXX	
0xB0700032	ADC0_CD13 000000XX XXXXXXXX	
0xB0700034	ADC0_CD14 000000XX XXXXXXXX	
0xB0700036	ADC0_CD15 000000XX XXXXXXXX	
0xB0700038	ADC0_CD16 000000XX XXXXXXXX	
0xB070003A	ADC0_CD17 000000XX XXXXXXXX	
0xB070003C	ADC0_CD18 000000XX XXXXXXXX	
0xB070003E	ADC0_CD19 000000XX XXXXXXXX	
0xB0700040	ADC0_CD20 000000XX XXXXXXXX	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0700042	ADC0_CD21 000000XX XXXXXXXX	
0xB0700044	ADC0_CD22 000000XX XXXXXXXX	
0xB0700046	ADC0_CD23 000000XX XXXXXXXX	
0xB0700048	ADC0_CD24 000000XX XXXXXXXX	
0xB070004A	ADC0_CD25 000000XX XXXXXXXX	
0xB070004C	ADC0_CD26 000000XX XXXXXXXX	
0xB070004E	ADC0_CD27 000000XX XXXXXXXX	
0xB0700050	ADC0_CD28 000000XX XXXXXXXX	
0xB0700052	ADC0_CD29 000000XX XXXXXXXX	
0xB0700054	ADC0_CD30 000000XX XXXXXXXX	
0xB0700056	ADC0_CD31 000000XX XXXXXXXX	
0xB0700058	reserved XXXXXXXX	reserved XXXXXXXX
0xB070005A	reserved XXXXXXXX	reserved XXXXXXXX
0xB070005C	reserved XXXXXXXX	reserved XXXXXXXX
0xB070005E	ADC0_CT 00010000 00101100	
0xB0700060	ADC0_ECH 00000000	ADC0_SCH 00000000
0xB0700062	reserved XXXXXXXX	ADC0_MAR 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0700064	reserved XXXXXXXX	ADC0_MACR 00000000
0xB0700066	reserved XXXXXXXX	ADC0_MASR 00000000
0xB0700068	ADC0_RCOH0 11111111	ADC0_RCOL0 00000000
0xB070006A	ADC0_RCOH1 11111111	ADC0_RCOL1 00000000
0xB070006C	ADC0_RCOH2 11111111	ADC0_RCOL2 00000000
0xB070006E	ADC0_RCOH3 11111111	ADC0_RCOL3 00000000
0xB0700070	ADC0_CC1 00000000	ADC0_CC0 00000000
0xB0700072	ADC0_CC3 00000000	ADC0_CC2 00000000
0xB0700074	ADC0_CC5 00000000	ADC0_CC4 00000000
0xB0700076	ADC0_CC7 00000000	ADC0_CC6 00000000
0xB0700078	ADC0_CC9 00000000	ADC0_CC8 00000000
0xB070007A	ADC0_CC11 00000000	ADC0_CC10 00000000
0xB070007C	ADC0_CC13 00000000	ADC0_CC12 00000000
0xB070007E	ADC0_CC15 00000000	ADC0_CC14 00000000
0xB0700080	ADC0_RCOIRS32 00000000 00000000	
0xB0700082	ADC0_RCOIRS10 00000000 00000000	
0xB0700084	ADC0_RCOOF32 00000000 00000000	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0700086	ADC0_RCOOF10 00000000 00000000	
0xB0700088	ADC0_RCOINT32 00000000 00000000	
0xB070008A	ADC0_RCOINT10 00000000 00000000	
0xB070008C	ADC0_RCOINTC32 00000000 00000000	
0xB070008E	ADC0_RCOINTC10 00000000 00000000	
0xB0700090	ADC0_PCTNRL0 00000000	ADC0_PCTPRL0 00000000
0xB0700092	ADC0_PCTNCT0 00000000	ADC0_PCTPCT0 00000000
0xB0700094	ADC0_PCTNRL1 00000000	ADC0_PCTPRL1 00000000
0xB0700096	ADC0_PCTNCT1 00000000	ADC0_PCTPCT1 00000000
0xB0700098	ADC0_PCTNRL2 00000000	ADC0_PCTPRL2 00000000
0xB070009A	ADC0_PCTNCT2 00000000	ADC0_PCTPCT2 00000000
0xB070009C	ADC0_PCTNRL3 00000000	ADC0_PCTPRL3 00000000
0xB070009E	ADC0_PCTNCT3 00000000	ADC0_PCTPCT3 00000000
0xB07000A0	ADC0_PCTNRL4 00000000	ADC0_PCTPRL4 00000000
0xB07000A2	ADC0_PCTNCT4 00000000	ADC0_PCTPCT4 00000000
0xB07000A4	ADC0_PCTNRL5 00000000	ADC0_PCTPRL5 00000000
0xB07000A6	ADC0_PCTNCT5 00000000	ADC0_PCTPCT5 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07000A8	ADC0_PCTNRL6 00000000	ADC0_PCTPRL6 00000000
0xB07000AA	ADC0_PCTNCT6 00000000	ADC0_PCTPCT6 00000000
0xB07000AC	ADC0_PCTNRL7 00000000	ADC0_PCTPRL7 00000000
0xB07000AE	ADC0_PCTNCT7 00000000	ADC0_PCTPCT7 00000000
0xB07000B0	ADC0_PCTNRL8 00000000	ADC0_PCTPRL8 00000000
0xB07000B2	ADC0_PCTNCT8 00000000	ADC0_PCTPCT8 00000000
0xB07000B4	ADC0_PCTNRL9 00000000	ADC0_PCTPRL9 00000000
0xB07000B6	ADC0_PCTNCT9 00000000	ADC0_PCTPCT9 00000000
0xB07000B8	ADC0_PCTNRL10 00000000	ADC0_PCTPRL10 00000000
0xB07000BA	ADC0_PCTNCT10 00000000	ADC0_PCTPCT10 00000000
0xB07000BC	ADC0_PCTNRL11 00000000	ADC0_PCTPRL11 00000000
0xB07000BE	ADC0_PCTNCT11 00000000	ADC0_PCTPCT11 00000000
0xB07000C0	ADC0_PCTNRL12 00000000	ADC0_PCTPRL12 00000000
0xB07000C2	ADC0_PCTNCT12 00000000	ADC0_PCTPCT12 00000000
0xB07000C4	ADC0_PCTNRL13 00000000	ADC0_PCTPRL13 00000000
0xB07000C6	ADC0_PCTNCT13 00000000	ADC0_PCTPCT13 00000000
0xB07000C8	ADC0_PCTNRL14 00000000	ADC0_PCTPRL14 00000000



**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07000CA	ADC0_PCTNCT14 00000000	ADC0_PCTPCT14 00000000
0xB07000CC	ADC0_PCTNRL15 00000000	ADC0_PCTPRL15 00000000
0xB07000CE	ADC0_PCTNCT15 00000000	ADC0_PCTPCT15 00000000
0xB07000D0	ADC0_PCTNRL16 00000000	ADC0_PCTPRL16 00000000
0xB07000D2	ADC0_PCTNCT16 00000000	ADC0_PCTPCT16 00000000
0xB07000D4	ADC0_PCTNRL17 00000000	ADC0_PCTPRL17 00000000
0xB07000D6	ADC0_PCTNCT17 00000000	ADC0_PCTPCT17 00000000
0xB07000D8	ADC0_PCTNRL18 00000000	ADC0_PCTPRL18 00000000
0xB07000DA	ADC0_PCTNCT18 00000000	ADC0_PCTPCT18 00000000
0xB07000DC	ADC0_PCTNRL19 00000000	ADC0_PCTPRL19 00000000
0xB07000DE	ADC0_PCTNCT19 00000000	ADC0_PCTPCT19 00000000
0xB07000E0	ADC0_PCTNRL20 00000000	ADC0_PCTPRL20 00000000
0xB07000E2	ADC0_PCTNCT20 00000000	ADC0_PCTPCT20 00000000
0xB07000E4	ADC0_PCTNRL21 00000000	ADC0_PCTPRL21 00000000
0xB07000E6	ADC0_PCTNCT21 00000000	ADC0_PCTPCT21 00000000
0xB07000E8	ADC0_PCTNRL22 00000000	ADC0_PCTPRL22 00000000
0xB07000EA	ADC0_PCTNCT22 00000000	ADC0_PCTPCT22 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07000EC	ADC0_PCTNRL23 00000000	ADC0_PCTPRL23 00000000
0xB07000EE	ADC0_PCTNCT23 00000000	ADC0_PCTPCT23 00000000
0xB07000F0	ADC0_PCTNRL24 00000000	ADC0_PCTPRL24 00000000
0xB07000F2	ADC0_PCTNCT24 00000000	ADC0_PCTPCT24 00000000
0xB07000F4	ADC0_PCTNRL25 00000000	ADC0_PCTPRL25 00000000
0xB07000F6	ADC0_PCTNCT25 00000000	ADC0_PCTPCT25 00000000
0xB07000F8	ADC0_PCTNRL26 00000000	ADC0_PCTPRL26 00000000
0xB07000FA	ADC0_PCTNCT26 00000000	ADC0_PCTPCT26 00000000
0xB07000FC	ADC0_PCTNRL27 00000000	ADC0_PCTPRL27 00000000
0xB07000FE	ADC0_PCTNCT27 00000000	ADC0_PCTPCT27 00000000
0xB0700100	ADC0_PCTNRL28 00000000	ADC0_PCTPRL28 00000000
0xB0700102	ADC0_PCTNCT28 00000000	ADC0_PCTPCT28 00000000
0xB0700104	ADC0_PCTNRL29 00000000	ADC0_PCTPRL29 00000000
0xB0700106	ADC0_PCTNCT29 00000000	ADC0_PCTPCT29 00000000
0xB0700108	ADC0_PCTNRL30 00000000	ADC0_PCTPRL30 00000000
0xB070010A	ADC0_PCTNCT30 00000000	ADC0_PCTPCT30 00000000
0xB070010C	ADC0_PCTNRL31 00000000	ADC0_PCTPRL31 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB070010E	ADC0_PCTNCT31 00000000	ADC0_PCTPCT31 00000000
0xB0700110	ADC0_PCZF10 00000000 00000000	
0xB0700112	ADC0_PCZF32 00000000 00000000	
0xB0700114	ADC0_PCZFC10 00000000 00000000	
0xB0700116	ADC0_PCZFC32 00000000 00000000	
0xB0700118	ADC0_PCIE10 00000000 00000000	
0xB070011A	ADC0_PCIE32 00000000 00000000	
0xB070011C	ADC0_PCIES10 00000000 00000000	
0xB070011E	ADC0_PCIES32 00000000 00000000	
0xB0700120	ADC0_PCIEC10 00000000 00000000	
0xB0700122	ADC0_PCIEC32 00000000 00000000	
0xB0700124- B0707FFE	reserved XXXXXXXX XXXXXXXX	
0xB0708000	FRT0_TCDT 00000000 00000000	
0xB0708002	FRT0_CPCLRB 11111111 11111111	
0xB0708004	FRT0_CPCLR 11111111 11111111	
0xB0708006	FRT0_TCCS 00000000 00000000	
0xB0708008	FRT0_TSTPTCLK 01000000 00000000	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB070800A	FRT0_ETCCS 00000000 00000000	
0xB070800C	FRT0_CIMSZIMS 00000000 00000000	
0xB070800E	reserved XXXXXXXX	FRT0_DMACFG 00000000
0xB0708010- B07083FE	reserved XXXXXXXX XXXXXXXX	
0xB0708400	FRT1_TCDT 00000000 00000000	
0xB0708402	FRT1_CPCLRB 11111111 11111111	
0xB0708404	FRT1_CPCLR 11111111 11111111	
0xB0708406	FRT1_TCCS 00000000 00000000	
0xB0708408	FRT1_TSTPTCLK 01000000 00000000	
0xB070840A	FRT1_ETCCS 00000000 00000000	
0xB070840C	FRT1_CIMSZIMS 00000000 00000000	
0xB070840E	reserved XXXXXXXX	FRT1_DMACFG 00000000
0xB0708410- B07087FE	reserved XXXXXXXX XXXXXXXX	
0xB0708800	FRT2_TCDT 00000000 00000000	
0xB0708802	FRT2_CPCLRB 11111111 11111111	
0xB0708804	FRT2_CPCLR 11111111 11111111	
0xB0708806	FRT2_TCCS 00000000 00000000	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0708808	FRT2_TSTPTCLK 01000000 00000000	
0xB070880A	FRT2_ETCCS 00000000 00000000	
0xB070880C	FRT2_CIMSZIMS 00000000 00000000	
0xB070880E	reserved XXXXXXXX	FRT2_DMACFG 00000000
0xB0708810- B0708BFE	reserved XXXXXXXX XXXXXXXX	
0xB0708C00	FRT3_TCDT 00000000 00000000	
0xB0708C02	FRT3_CPCLRB 11111111 11111111	
0xB0708C04	FRT3_CPCLR 11111111 11111111	
0xB0708C06	FRT3_TCCS 00000000 00000000	
0xB0708C08	FRT3_TSTPTCLK 01000000 00000000	
0xB0708C0A	FRT3_ETCCS 00000000 00000000	
0xB0708C0C	FRT3_CIMSZIMS 00000000 00000000	
0xB0708C0E	reserved XXXXXXXX	FRT3_DMACFG 00000000
0xB0708C10- B07107FE	reserved XXXXXXXX XXXXXXXX	
0xB0710800	ICU2_IPC0 00000000 00000000	
0xB0710802	ICU2_IPC1 00000000 00000000	
0xB0710804	ICU2_ICC01 00000000 00000000	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0710806	ICU2_ICEICS01 00000000 00000000	
0xB0710808	ICU2_DEBUG01 00000000	ICU2_DMACFG01 00000000
0xB071080A- B0710BFE	reserved XXXXXXXX XXXXXXXX	
0xB0710C00	ICU3_IPC0 00000000 00000000	
0xB0710C02	ICU3_IPC1 00000000 00000000	
0xB0710C04	ICU3_ICC01 00000000 00000000	
0xB0710C06	ICU3_ICEICS01 00000000 00000000	
0xB0710C08	ICU3_DEBUG01 00000000	ICU3_DMACFG01 00000000
0xB0710C0A- B0717FFE	reserved XXXXXXXX XXXXXXXX	
0xB0718000	OCU0_OCCP0 00000000 00000000	
0xB0718002	OCU0_OCCP1 00000000 00000000	
0xB0718004	OCU0_OCCPB0 00000000 00000000	
0xB0718006	OCU0_OCCPB1 00000000 00000000	
0xB0718008	OCU0_OCCPBD0 00000000 00000000	
0xB071800A	OCU0_OCCPBD1 00000000 00000000	
0xB071800C	OCU0_OCS01 00000000 00000000	
0xB071800E	OCU0_OCSC01 00000000 00000000	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0718010	OCU0_OCSS01 00000000 00000000	
0xB0718012	reserved XXXXXXXX	OCU0_OSR01 00000000
0xB0718014	reserved XXXXXXXX	OCU0_OSCR01 00000000
0xB0718016	OCU0_EOCS01 00000000 00000000	
0xB0718018	OCU0_EOCSSH01 00000000	reserved XXXXXXXX
0xB071801A	OCU0_EOCSCH01 00000000	reserved XXXXXXXX
0xB071801C	OCU0_DEBUG01 00000000	OCU0_DMACFG01 00000000
0xB071801E	OCU0_OCMCR01 00000000	reserved XXXXXXXX
0xB0718020- B07183FE	reserved XXXXXXXX XXXXXXXX	
0xB0718400	OCU1_OCCP0 00000000 00000000	
0xB0718402	OCU1_OCCP1 00000000 00000000	
0xB0718404	OCU1_OCCPB0 00000000 00000000	
0xB0718406	OCU1_OCCPB1 00000000 00000000	
0xB0718408	OCU1_OCCPBD0 00000000 00000000	
0xB071840A	OCU1_OCCPBD1 00000000 00000000	
0xB071840C	OCU1_OCS01 00000000 00000000	
0xB071840E	OCU1_OCSC01 00000000 00000000	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0718410	OCU1_OCSS01 00000000 00000000	
0xB0718412	reserved XXXXXXXX	OCU1_OSR01 00000000
0xB0718414	reserved XXXXXXXX	OCU1_OSCR01 00000000
0xB0718416	OCU1_EOCS01 00000000 00000000	
0xB0718418	OCU1_EOCSSH01 00000000	reserved XXXXXXXX
0xB071841A	OCU1_EOCSCH01 00000000	reserved XXXXXXXX
0xB071841C	OCU1_DEBUG01 00000000	OCU1_DMCFG01 00000000
0xB071841E	OCU1_OCMCR01 00000000	reserved XXXXXXXX
0xB0718420- B071FFFE	reserved XXXXXXXXXX XXXXXXXXX	
0xB0720000	I2C0_IBCSR 00000000 00000000	
0xB0720002	I2C0_ITBA 00000000 00000000	
0xB0720004	I2C0_ITMK 00XXXX11 11111111	
0xB0720006	I2C0_ISBMA 01111111 00000000	
0xB0720008	reserved XXXXXXXX	I2C0_IODAR 00000000
0xB072000A	reserved XXXXXXXX	I2C0_ICCR 00111111
0xB072000C	I2C0_ICDIDAR 00000000 00000000	
0xB072000E	I2C0_IEICR 00000000 00000000	



**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0720010	I2C0_DDMACFG 00000000 00000000	
0xB0720012	reserved XXXXXXXX	I2C0_IEIER 00000000
0xB0720014- B0727FFE	reserved XXXXXXXX XXXXXXXX	
0xB0728000	USART0_SCR 00000000	USART0_SMR 00000000
0xB0728002	USART0_SCSR 00000000	USART0_SMSR 00000000
0xB0728004	USART0_SCCR 00000000	reserved XXXXXXXX
0xB0728006	USART0_SSR 00001000	USART0_TDR 00000000
0xB0728008	USART0_SSSR 00000000	USART0_RDR 00000000
0xB072800A	USART0_SCCR 00000000	reserved XXXXXXXX
0xB072800C	USART0_ESCR 00000100	USART0_ECCR 000000XX
0xB072800E	USART0_ESCSR 00000000	USART0_ECCSR 00000000
0xB0728010	USART0_ESCCR 00000000	USART0_ECCCR 00000000
0xB0728012	USART0_EIER 00000000	USART0_ESIR 000010X0
0xB0728014	USART0_EIESR 00000000	USART0_ESISR 00000000
0xB0728016	USART0_EIECR 00000000	USART0_ESICR 00000000
0xB0728018	USART0_EFERH 00000000	USART0_EFERL 00000000
0xB072801A	USART0_TFCR 00000000	USART0_RFCR 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB072801C	USART0_TFCSR 00000000	USART0_RFCSR 00000000
0xB072801E	USART0_TFCCR 00000000	USART0_RFCCR 00000000
0xB0728020	USART0_TFSR 00000000	USART0_RFSR 00000000
0xB0728022	USART0_ESR 00000000	USART0_CSCR 00000000
0xB0728024	reserved XXXXXXXX	USART0_CSCSR 00000000
0xB0728026	USART0_ESCLR 00000000	USART0_CSCCR 00000000
0xB0728028	USART0_BGRLM 00000000	USART0_BGRLH 00000000
0xB072802A	reserved XXXXXXXX	USART0_BGRLH 00000000
0xB072802C	USART0_BGRM 00000000	USART0_BGRL 00000000
0xB072802E	reserved XXXXXXXX	USART0_BGRH 00000000
0xB0728030	USART0_SRXDR 00000000	USART0_STXDR 00000000
0xB0728032	USART0_SRXDSR 00000000	USART0_STXDSR 00000000
0xB0728034	USART0_SRXDRCR 00000000	USART0_STXDRCR 00000000
0xB0728036	read0 00000000	read0 00000000
0xB0728038	reserved XXXXXXXX	read0 00000000
0xB072803A	reserved XXXXXXXX	USART0_FIDR 00000000
0xB072803C	reserved XXXXXXXX	USART0_DEBUG 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB072803E- B072FFFE	reserved XXXXXXXX XXXXXXXX	
0xB0730000	reserved XXXXXXXX	SMC0_PWC 00000000
0xB0730002	reserved XXXXXXXX	SMC0_PWCS 00000000
0xB0730004	reserved XXXXXXXX	SMC0_PWCC 00000000
0xB0730006	SMC0_PWC1 000000XX XXXXXXXX	
0xB0730008	SMC0_PWC2 000000XX XXXXXXXX	
0xB073000A	SMC0_PWS 00000000 00000000	
0xB073000C	SMC0_PWSS 00000000 XXXXXXXX	
0xB073000E	reserved XXXXXXXX	SMC0_PTRGDL 00000000
0xB0730010	reserved XXXXXXXX	SMC0_DEBUG 00000000
0xB0730012- B07303FE	reserved XXXXXXXX XXXXXXXX	
0xB0730400	reserved XXXXXXXX	SMC1_PWC 00000000
0xB0730402	reserved XXXXXXXX	SMC1_PWCS 00000000
0xB0730404	reserved XXXXXXXX	SMC1_PWCC 00000000
0xB0730406	SMC1_PWC1 000000XX XXXXXXXX	
0xB0730408	SMC1_PWC2 000000XX XXXXXXXX	
0xB073040A	SMC1_PWS 00000000 00000000	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB073040C	SMC1_PWSS 00000000 XXXXXXXX	
0xB073040E	reserved XXXXXXXX	SMC1_PTRGDL 00000000
0xB0730410	reserved XXXXXXXX	SMC1_DEBUG 00000000
0xB0730412- B07307FE	reserved XXXXXXXX XXXXXXXX	
0xB0730800	reserved XXXXXXXX	SMC2_PWC 00000000
0xB0730802	reserved XXXXXXXX	SMC2_PWCS 00000000
0xB0730804	reserved XXXXXXXX	SMC2_PWCC 00000000
0xB0730806	SMC2_PWC1 000000XX XXXXXXXX	
0xB0730808	SMC2_PWC2 000000XX XXXXXXXX	
0xB073080A	SMC2_PWS 00000000 00000000	
0xB073080C	SMC2_PWSS 00000000 XXXXXXXX	
0xB073080E	reserved XXXXXXXX	SMC2_PTRGDL 00000000
0xB0730810	reserved XXXXXXXX	SMC2_DEBUG 00000000
0xB0730812- B0730BFE	reserved XXXXXXXX XXXXXXXX	
0xB0730C00	reserved XXXXXXXX	SMC3_PWC 00000000
0xB0730C02	reserved XXXXXXXX	SMC3_PWCS 00000000
0xB0730C04	reserved XXXXXXXX	SMC3_PWCC 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0730C06	SMC3_PWC1 000000XX XXXXXXXX	
0xB0730C08	SMC3_PWC2 000000XX XXXXXXXX	
0xB0730C0A	SMC3_PWS 00000000 00000000	
0xB0730C0C	SMC3_PWSS 00000000 XXXXXXXX	
0xB0730C0E	reserved XXXXXXXX	SMC3_PTRGDL 00000000
0xB0730C10	reserved XXXXXXXX	SMC3_DEBUG 00000000
0xB0730C12- B0730FFE	reserved XXXXXXXX XXXXXXXX	
0xB0731000	reserved XXXXXXXX	SMC4_PWC 00000000
0xB0731002	reserved XXXXXXXX	SMC4_PWCS 00000000
0xB0731004	reserved XXXXXXXX	SMC4_PWCC 00000000
0xB0731006	SMC4_PWC1 000000XX XXXXXXXX	
0xB0731008	SMC4_PWC2 000000XX XXXXXXXX	
0xB073100A	SMC4_PWS 00000000 00000000	
0xB073100C	SMC4_PWSS 00000000 XXXXXXXX	
0xB073100E	reserved XXXXXXXX	SMC4_PTRGDL 00000000
0xB0731010	reserved XXXXXXXX	SMC4_DEBUG 00000000
0xB0731012- B07313FE	reserved XXXXXXXX XXXXXXXX	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0731400	reserved XXXXXXXX	SMC5_PWC 00000000
0xB0731402	reserved XXXXXXXX	SMC5_PWCS 00000000
0xB0731404	reserved XXXXXXXX	SMC5_PWCC 00000000
0xB0731406	SMC5_PWC1 000000XX XXXXXXXX	
0xB0731408	SMC5_PWC2 000000XX XXXXXXXX	
0xB073140A	SMC5_PWS 00000000 00000000	
0xB073140C	SMC5_PWSS 00000000 XXXXXXXX	
0xB073140E	reserved XXXXXXXX	SMC5_PTRGDL 00000000
0xB0731410	reserved XXXXXXXX	SMC5_DEBUG 00000000
0xB0731412- B07317FE	reserved XXXXXXXXXX XXXXXXXX	
0xB0731800	SMCTG0_PTRGS 00000000 00000000	
0xB0731802	reserved XXXXXXXX	SMCTG0_PTRG 00000000
0xB0731804- B0737FFE	reserved XXXXXXXXXX XXXXXXXX	
0xB0738000	PPG0_PCN 00000000 00000000	
0xB0738002	PPG0_SWTRIG 00000000	PPG0_IRQCLR 00000000
0xB0738004	PPG0_CNTEN 00000000	PPG0_OE 00000000
0xB0738006	PPG0_RMPCFG 00000000	PPG0_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0738008	PPG0_TRIGCLR 00000000	PPG0_STRD 00000000
0xB073800A	PPG0_EPCN1 00000000 00000000	
0xB073800C	PPG0_EPCN2 00000000 00000000	
0xB073800E	PPG0_GC3 00000000	PPG0_GC1 00000000
0xB0738010	PPG0_GC5 00000000	PPG0_GC4 0000110
0xB0738012	PPG0_PCSR XXXXXXXX XXXXXXXX	
0xB0738014	PPG0_PDUT XXXXXXXX XXXXXXXX	
0xB0738016	PPG0_PTMR 11111111 11111111	
0xB0738018	PPG0_PSDR 00000000 00000000	
0xB073801A	PPG0_PTPC 00000000 00000000	
0xB073801C	PPG0_PEDR 00000000 00000000	
0xB073801E	PPG0_DEBUG 00000000	PPG0_DMACFG 00000000
0xB0738020- B07383FE	reserved XXXXXXXX XXXXXXXX	
0xB0738400	PPG1_PCN 00000000 00000000	
0xB0738402	PPG1_SWTRIG 00000000	PPG1_IRQCLR 00000000
0xB0738404	PPG1_CNTEN 00000000	PPG1_OE 00000000
0xB0738406	PPG1_RMPCFG 00000000	PPG1_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0738408	PPG1_TRIGCLR 00000000	PPG1_STRD 00000000
0xB073840A	PPG1_EPCN1 00000000 00000000	
0xB073840C	PPG1_EPCN2 00000000 00000000	
0xB073840E	PPG1_GC3 00000000	PPG1_GC1 00000000
0xB0738410	PPG1_GC5 00000000	PPG1_GC4 0000110
0xB0738412	PPG1_PCSR XXXXXXXX XXXXXXXX	
0xB0738414	PPG1_PDUT XXXXXXXX XXXXXXXX	
0xB0738416	PPG1_PTMR 11111111 11111111	
0xB0738418	PPG1_PSDR 00000000 00000000	
0xB073841A	PPG1_PTPC 00000000 00000000	
0xB073841C	PPG1_PEDR 00000000 00000000	
0xB073841E	PPG1_DEBUG 00000000	PPG1_DMACFG 00000000
0xB0738420- B07387FE	reserved XXXXXXXX XXXXXXXX	
0xB0738800	PPG2_PCN 00000000 00000000	
0xB0738802	PPG2_SWTRIG 00000000	PPG2_IRQCLR 00000000
0xB0738804	PPG2_CNTEN 00000000	PPG2_OE 00000000
0xB0738806	PPG2_RMPCFG 00000000	PPG2_OPTMSK 00000000



**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0738808	PPG2_TRIGCLR 00000000	PPG2_STRD 00000000
0xB073880A	PPG2_EPCN1 00000000 00000000	
0xB073880C	PPG2_EPCN2 00000000 00000000	
0xB073880E	PPG2_GC3 00000000	PPG2_GC1 00000000
0xB0738810	PPG2_GC5 00000000	PPG2_GC4 0000110
0xB0738812	PPG2_PCSR XXXXXXXX XXXXXXXX	
0xB0738814	PPG2_PDUT XXXXXXXX XXXXXXXX	
0xB0738816	PPG2_PTMR 11111111 11111111	
0xB0738818	PPG2_PSDR 00000000 00000000	
0xB073881A	PPG2_PTPC 00000000 00000000	
0xB073881C	PPG2_PEDR 00000000 00000000	
0xB073881E	PPG2_DEBUG 00000000	PPG2_DMACFG 00000000
0xB0738820- B0738BFE	reserved XXXXXXXX XXXXXXXX	
0xB0738C00	PPG3_PCN 00000000 00000000	
0xB0738C02	PPG3_SWTRIG 00000000	PPG3_IRQCLR 00000000
0xB0738C04	PPG3_CNTEN 00000000	PPG3_OE 00000000
0xB0738C06	PPG3_RMPCFG 00000000	PPG3_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0738C08	PPG3_TRIGCLR 00000000	PPG3_STRD 00000000
0xB0738C0A	PPG3_EPCN1 00000000 00000000	
0xB0738C0C	PPG3_EPCN2 00000000 00000000	
0xB0738C0E	PPG3_GC3 00000000	PPG3_GC1 00000000
0xB0738C10	PPG3_GC5 00000000	PPG3_GC4 0000110
0xB0738C12	PPG3_PCSR XXXXXXXX XXXXXXXX	
0xB0738C14	PPG3_PDUT XXXXXXXX XXXXXXXX	
0xB0738C16	PPG3_PTMR 11111111 11111111	
0xB0738C18	PPG3_PSDR 00000000 00000000	
0xB0738C1A	PPG3_PTPC 00000000 00000000	
0xB0738C1C	PPG3_PEDR 00000000 00000000	
0xB0738C1E	PPG3_DEBUG 00000000	PPG3_DMACFG 00000000
0xB0738C20- B0738FFE	reserved XXXXXXXX XXXXXXXX	
0xB0739000	PPG4_PCN 00000000 00000000	
0xB0739002	PPG4_SWTRIG 00000000	PPG4_IRQCLR 00000000
0xB0739004	PPG4_CNTEN 00000000	PPG4_OE 00000000
0xB0739006	PPG4_RMPCFG 00000000	PPG4_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0739008	PPG4_TRIGCLR 00000000	PPG4_STRD 00000000
0xB073900A	PPG4_EPCN1 00000000 00000000	
0xB073900C	PPG4_EPCN2 00000000 00000000	
0xB073900E	PPG4_GC3 00000000	PPG4_GC1 00000000
0xB0739010	PPG4_GC5 00000000	PPG4_GC4 0000110
0xB0739012	PPG4_PCSR XXXXXXXX XXXXXXXX	
0xB0739014	PPG4_PDUT XXXXXXXX XXXXXXXX	
0xB0739016	PPG4_PTMR 11111111 11111111	
0xB0739018	PPG4_PSDR 00000000 00000000	
0xB073901A	PPG4_PTPC 00000000 00000000	
0xB073901C	PPG4_PEDR 00000000 00000000	
0xB073901E	PPG4_DEBUG 00000000	PPG4_DMACFG 00000000
0xB0739020- B07393FE	reserved XXXXXXXX XXXXXXXX	
0xB0739400	PPG5_PCN 00000000 00000000	
0xB0739402	PPG5_SWTRIG 00000000	PPG5_IRQCLR 00000000
0xB0739404	PPG5_CNTEN 00000000	PPG5_OE 00000000
0xB0739406	PPG5_RMPCFG 00000000	PPG5_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0739408	PPG5_TRIGCLR 00000000	PPG5_STRD 00000000
0xB073940A	PPG5_EPCN1 00000000 00000000	
0xB073940C	PPG5_EPCN2 00000000 00000000	
0xB073940E	PPG5_GC3 00000000	PPG5_GC1 00000000
0xB0739410	PPG5_GC5 00000000	PPG5_GC4 0000110
0xB0739412	PPG5_PCSR XXXXXXXX XXXXXXXX	
0xB0739414	PPG5_PDUT XXXXXXXX XXXXXXXX	
0xB0739416	PPG5_PTMR 11111111 11111111	
0xB0739418	PPG5_PSDR 00000000 00000000	
0xB073941A	PPG5_PTPC 00000000 00000000	
0xB073941C	PPG5_PEDR 00000000 00000000	
0xB073941E	PPG5_DEBUG 00000000	PPG5_DMACFG 00000000
0xB0739420- B07397FE	reserved XXXXXXXX XXXXXXXX	
0xB0739800	PPG6_PCN 00000000 00000000	
0xB0739802	PPG6_SWTRIG 00000000	PPG6_IRQCLR 00000000
0xB0739804	PPG6_CNTEN 00000000	PPG6_OE 00000000
0xB0739806	PPG6_RMPCFG 00000000	PPG6_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0739808	PPG6_TRIGCLR 00000000	PPG6_STRD 00000000
0xB073980A	PPG6_EPCN1 00000000 00000000	
0xB073980C	PPG6_EPCN2 00000000 00000000	
0xB073980E	PPG6_GC3 00000000	PPG6_GC1 00000000
0xB0739810	PPG6_GC5 00000000	PPG6_GC4 0000110
0xB0739812	PPG6_PCSR XXXXXXXX XXXXXXXX	
0xB0739814	PPG6_PDUT XXXXXXXX XXXXXXXX	
0xB0739816	PPG6_PTMR 11111111 11111111	
0xB0739818	PPG6_PSDR 00000000 00000000	
0xB073981A	PPG6_PTPC 00000000 00000000	
0xB073981C	PPG6_PEDR 00000000 00000000	
0xB073981E	PPG6_DEBUG 00000000	PPG6_DMACFG 00000000
0xB0739820- B0739BFE	reserved XXXXXXXX XXXXXXXX	
0xB0739C00	PPG7_PCN 00000000 00000000	
0xB0739C02	PPG7_SWTRIG 00000000	PPG7_IRQCLR 00000000
0xB0739C04	PPG7_CNTEN 00000000	PPG7_OE 00000000
0xB0739C06	PPG7_RMPCFG 00000000	PPG7_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0739C08	PPG7_TRIGCLR 00000000	PPG7_STRD 00000000
0xB0739C0A	PPG7_EPCN1 00000000 00000000	
0xB0739C0C	PPG7_EPCN2 00000000 00000000	
0xB0739C0E	PPG7_GC3 00000000	PPG7_GC1 00000000
0xB0739C10	PPG7_GC5 00000000	PPG7_GC4 0000110
0xB0739C12	PPG7_PCSR XXXXXXXX XXXXXXXX	
0xB0739C14	PPG7_PDUT XXXXXXXX XXXXXXXX	
0xB0739C16	PPG7_PTMR 11111111 11111111	
0xB0739C18	PPG7_PSDR 00000000 00000000	
0xB0739C1A	PPG7_PTPC 00000000 00000000	
0xB0739C1C	PPG7_PEDR 00000000 00000000	
0xB0739C1E	PPG7_DEBUG 00000000	PPG7_DMACFG 00000000
0xB0739C20- B0739FFE	reserved XXXXXXXX XXXXXXXX	
0xB073A000	PPG8_PCN 00000000 00000000	
0xB073A002	PPG8_SWTRIG 00000000	PPG8_IRQCLR 00000000
0xB073A004	PPG8_CNTEN 00000000	PPG8_OE 00000000
0xB073A006	PPG8_RMPCFG 00000000	PPG8_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB073A008	PPG8_TRIGCLR 00000000	PPG8_STRD 00000000
0xB073A00A	PPG8_EPCN1 00000000 00000000	
0xB073A00C	PPG8_EPCN2 00000000 00000000	
0xB073A00E	PPG8_GC3 00000000	PPG8_GC1 00000000
0xB073A010	PPG8_GC5 00000000	PPG8_GC4 0000110
0xB073A012	PPG8_PCSR XXXXXXXX XXXXXXXX	
0xB073A014	PPG8_PDUT XXXXXXXX XXXXXXXX	
0xB073A016	PPG8_PTMR 11111111 11111111	
0xB073A018	PPG8_PSDR 00000000 00000000	
0xB073A01A	PPG8_PTPC 00000000 00000000	
0xB073A01C	PPG8_PEDR 00000000 00000000	
0xB073A01E	PPG8_DEBUG 00000000	PPG8_DMACFG 00000000
0xB073A020- B073A3FE	reserved XXXXXXXX XXXXXXXX	
0xB073A400	PPG9_PCN 00000000 00000000	
0xB073A402	PPG9_SWTRIG 00000000	PPG9_IRQCLR 00000000
0xB073A404	PPG9_CNTEN 00000000	PPG9_OE 00000000
0xB073A406	PPG9_RMPCFG 00000000	PPG9_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB073A408	PPG9_TRIGCLR 00000000	PPG9_STRD 00000000
0xB073A40A	PPG9_EPCN1 00000000 00000000	
0xB073A40C	PPG9_EPCN2 00000000 00000000	
0xB073A40E	PPG9_GC3 00000000	PPG9_GC1 00000000
0xB073A410	PPG9_GC5 00000000	PPG9_GC4 0000110
0xB073A412	PPG9_PCSR XXXXXXXX XXXXXXXX	
0xB073A414	PPG9_PDUT XXXXXXXX XXXXXXXX	
0xB073A416	PPG9_PTMR 11111111 11111111	
0xB073A418	PPG9_PSDR 00000000 00000000	
0xB073A41A	PPG9_PTPC 00000000 00000000	
0xB073A41C	PPG9_PEDR 00000000 00000000	
0xB073A41E	PPG9_DEBUG 00000000	PPG9_DMACFG 00000000
0xB073A420- B073A7FE	reserved XXXXXXXX XXXXXXXX	
0xB073A800	PPG10_PCN 00000000 00000000	
0xB073A802	PPG10_SWTRIG 00000000	PPG10_IRQCLR 00000000
0xB073A804	PPG10_CNTEN 00000000	PPG10_OE 00000000
0xB073A806	PPG10_RMPCFG 00000000	PPG10_OPTMSK 00000000



**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB073A808	PPG10_TRIGCLR 00000000	PPG10_STRD 00000000
0xB073A80A	PPG10_EPCN1 00000000 00000000	
0xB073A80C	PPG10_EPCN2 00000000 00000000	
0xB073A80E	PPG10_GCN3 00000000	PPG10_GCN1 00000000
0xB073A810	PPG10_GCN5 00000000	PPG10_GCN4 00000110
0xB073A812	PPG10_PCSR XXXXXXXX XXXXXXXX	
0xB073A814	PPG10_PDUT XXXXXXXX XXXXXXXX	
0xB073A816	PPG10_PTMR 11111111 11111111	
0xB073A818	PPG10_PSDR 00000000 00000000	
0xB073A81A	PPG10_PTPC 00000000 00000000	
0xB073A81C	PPG10_PEDR 00000000 00000000	
0xB073A81E	PPG10_DEBUG 00000000	PPG10_DMACFG 00000000
0xB073A820- B073ABFE	reserved XXXXXXXX XXXXXXXX	
0xB073AC00	PPG11_PCN 00000000 00000000	
0xB073AC02	PPG11_SWTRIG 00000000	PPG11_IRQCLR 00000000
0xB073AC04	PPG11_CNTEN 00000000	PPG11_OE 00000000
0xB073AC06	PPG11_RMPCFG 00000000	PPG11_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB073AC08	PPG11_TRIGCLR 00000000	PPG11_STRD 00000000
0xB073AC0A	PPG11_EPCN1 00000000 00000000	
0xB073AC0C	PPG11_EPCN2 00000000 00000000	
0xB073AC0E	PPG11_GCN3 00000000	PPG11_GCN1 00000000
0xB073AC10	PPG11_GCN5 00000000	PPG11_GCN4 00001110
0xB073AC12	PPG11_PCSR XXXXXXXX XXXXXXXX	
0xB073AC14	PPG11_PDUT XXXXXXXX XXXXXXXX	
0xB073AC16	PPG11_PTMR 11111111 11111111	
0xB073AC18	PPG11_PSDR 00000000 00000000	
0xB073AC1A	PPG11_PTPC 00000000 00000000	
0xB073AC1C	PPG11_PEDR 00000000 00000000	
0xB073AC1E	PPG11_DEBUG 00000000	PPG11_DMACFG 00000000
0xB073AC20- B073AFFE	reserved XXXXXXXX XXXXXXXX	
0xB073B000	PPG12_PCN 00000000 00000000	
0xB073B002	PPG12_SWTRIG 00000000	PPG12_IRQCLR 00000000
0xB073B004	PPG12_CNTEN 00000000	PPG12_OE 00000000
0xB073B006	PPG12_RMPCFG 00000000	PPG12_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB073B008	PPG12_TRIGCLR 00000000	PPG12_STRD 00000000
0xB073B00A	PPG12_EPCN1 00000000 00000000	
0xB073B00C	PPG12_EPCN2 00000000 00000000	
0xB073B00E	PPG12_GCN3 00000000	PPG12_GCN1 00000000
0xB073B010	PPG12_GCN5 00000000	PPG12_GCN4 00000110
0xB073B012	PPG12_PCSR XXXXXXXX XXXXXXXX	
0xB073B014	PPG12_PDUT XXXXXXXX XXXXXXXX	
0xB073B016	PPG12_PTMR 11111111 11111111	
0xB073B018	PPG12_PSDR 00000000 00000000	
0xB073B01A	PPG12_PTPC 00000000 00000000	
0xB073B01C	PPG12_PEDR 00000000 00000000	
0xB073B01E	PPG12_DEBUG 00000000	PPG12_DMACFG 00000000
0xB073B020- B073B3FE	reserved XXXXXXXX XXXXXXXX	
0xB073B400	PPG13_PCN 00000000 00000000	
0xB073B402	PPG13_SWTRIG 00000000	PPG13_IRQCLR 00000000
0xB073B404	PPG13_CNTEN 00000000	PPG13_OE 00000000
0xB073B406	PPG13_RMPCFG 00000000	PPG13_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB073B408	PPG13_TRIGCLR 00000000	PPG13_STRD 00000000
0xB073B40A	PPG13_EPCN1 00000000 00000000	
0xB073B40C	PPG13_EPCN2 00000000 00000000	
0xB073B40E	PPG13_GCN3 00000000	PPG13_GCN1 00000000
0xB073B410	PPG13_GCN5 00000000	PPG13_GCN4 00000110
0xB073B412	PPG13_PCSR XXXXXXXX XXXXXXXX	
0xB073B414	PPG13_PDUT XXXXXXXX XXXXXXXX	
0xB073B416	PPG13_PTMR 11111111 11111111	
0xB073B418	PPG13_PSDR 00000000 00000000	
0xB073B41A	PPG13_PTPC 00000000 00000000	
0xB073B41C	PPG13_PEDR 00000000 00000000	
0xB073B41E	PPG13_DEBUG 00000000	PPG13_DMACFG 00000000
0xB073B420- B073B7FE	reserved XXXXXXXX XXXXXXXX	
0xB073B800	PPG14_PCN 00000000 00000000	
0xB073B802	PPG14_SWTRIG 00000000	PPG14_IRQCLR 00000000
0xB073B804	PPG14_CNTEN 00000000	PPG14_OE 00000000
0xB073B806	PPG14_RMPCFG 00000000	PPG14_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB073B808	PPG14_TRIGCLR 00000000	PPG14_STRD 00000000
0xB073B80A	PPG14_EPCN1 00000000 00000000	
0xB073B80C	PPG14_EPCN2 00000000 00000000	
0xB073B80E	PPG14_GCN3 00000000	PPG14_GCN1 00000000
0xB073B810	PPG14_GCN5 00000000	PPG14_GCN4 00000110
0xB073B812	PPG14_PCSR XXXXXXXX XXXXXXXX	
0xB073B814	PPG14_PDUT XXXXXXXX XXXXXXXX	
0xB073B816	PPG14_PTMR 11111111 11111111	
0xB073B818	PPG14_PSDR 00000000 00000000	
0xB073B81A	PPG14_PTPC 00000000 00000000	
0xB073B81C	PPG14_PEDR 00000000 00000000	
0xB073B81E	PPG14_DEBUG 00000000	PPG14_DMACFG 00000000
0xB073B820- B073BBFE	reserved XXXXXXXX XXXXXXXX	
0xB073BC00	PPG15_PCN 00000000 00000000	
0xB073BC02	PPG15_SWTRIG 00000000	PPG15_IRQCLR 00000000
0xB073BC04	PPG15_CNTEN 00000000	PPG15_OE 00000000
0xB073BC06	PPG15_RMPCFG 00000000	PPG15_OPTMSK 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB073BC08	PPG15_TRIGCLR 00000000	PPG15_STRD 00000000
0xB073BC0A	PPG15_EPCN1 00000000 00000000	
0xB073BC0C	PPG15_EPCN2 00000000 00000000	
0xB073BC0E	PPG15_GCN3 00000000	PPG15_GCN1 00000000
0xB073BC10	PPG15_GCN5 00000000	PPG15_GCN4 00000110
0xB073BC12	PPG15_PCSR XXXXXXXX XXXXXXXX	
0xB073BC14	PPG15_PDUT XXXXXXXX XXXXXXXX	
0xB073BC16	PPG15_PTMR 11111111 11111111	
0xB073BC18	PPG15_PSDR 00000000 00000000	
0xB073BC1A	PPG15_PTPC 00000000 00000000	
0xB073BC1C	PPG15_PEDR 00000000 00000000	
0xB073BC1E	PPG15_DEBUG 00000000	PPG15_DMACFG 00000000
0xB073BC20- B0747FFE	reserved XXXXXXXX XXXXXXXX	
0xB0748000	reserved XXXXXXXX	PPGGRP0_GCTRL 00000000
0xB0748002- B07483FE	reserved XXXXXXXX XXXXXXXX	
0xB0748400	reserved XXXXXXXX	PPGGRP1_GCTRL 00000000
0xB0748402- B07487FE	reserved XXXXXXXX XXXXXXXX	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0748800	reserved XXXXXXXX	PPGGRP2_GCTRL 00000000
0xB0748802- B0748BFE	reserved XXXXXXXX XXXXXXXX	
0xB0748C00	reserved XXXXXXXX	PPGGRP3_GCTRL 00000000
0xB0748C02- B074BFFE	reserved XXXXXXXX XXXXXXXX	
0xB074C000	reserved XXXXXXXX	PPGGLC0_GCNR 00000000
0xB074C002- B07E7FFE	reserved XXXXXXXX XXXXXXXX	
0xB07E8000	PPC_PCFGR000 0XX00000 00000000	
0xB07E8002	PPC_PCFGR001 0XX00000 00000000	
0xB07E8004	PPC_PCFGR002 0XX00000 00000000	
0xB07E8006	PPC_PCFGR003 0XX00000 00000000	
0xB07E8008	PPC_PCFGR004 0XX00000 00000000	
0xB07E800A	PPC_PCFGR005 0XX00000 00000000	
0xB07E800C	PPC_PCFGR006 0XX00000 00000000	
0xB07E800E	PPC_PCFGR007 0XX00000 00000000	
0xB07E8010	PPC_PCFGR008 0XX00000 00000000	
0xB07E8012	PPC_PCFGR009 0XX00000 00000000	
0xB07E8014	PPC_PCFGR010 0XX00000 00000000	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E8016		PPC_PCFGR011 0XX00000 00000000
0xB07E8018		PPC_PCFGR012 0XX00000 00000000
0xB07E801A		PPC_PCFGR013 0XX00000 00000000
0xB07E801C		PPC_PCFGR014 0XX00000 00000000
0xB07E801E		PPC_PCFGR015 0XX00000 00000000
0xB07E8020		PPC_PCFGR016 0XX00000 00000000
0xB07E8022		PPC_PCFGR017 0XX00000 00000000
0xB07E8024		PPC_PCFGR018 0XX00000 00000000
0xB07E8026		PPC_PCFGR019 0XX00000 00000000
0xB07E8028		PPC_PCFGR020 0XX00000 00000000
0xB07E802A		PPC_PCFGR021 0XX00000 00000000
0xB07E802C		PPC_PCFGR022 0XX00000 00000000
0xB07E802E		PPC_PCFGR023 0XX00000 00000000
0xB07E8030		PPC_PCFGR024 0XX00000 00000000
0xB07E8032		PPC_PCFGR025 0XX00000 00000000
0xB07E8034		PPC_PCFGR026 0XX00000 00000000
0xB07E8036		PPC_PCFGR027 0XX00000 00000000



**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E8038		PPC_PCFGR028 0XX00000 00000000
0xB07E803A		PPC_PCFGR029 0XX00000 00000000
0xB07E803C		PPC_PCFGR030 0XX00000 00000000
0xB07E803E		PPC_PCFGR031 0XX00000 00000000
0xB07E8040		PPC_PCFGR032 0XX00000 00000000
0xB07E8042		PPC_PCFGR033 0XX00000 00000000
0xB07E8044		PPC_PCFGR034 0XX00000 00000000
0xB07E8046		PPC_PCFGR035 0XX00000 00000000
0xB07E8048		PPC_PCFGR036 0XX00000 00000000
0xB07E804A		PPC_PCFGR037 0XX00000 00000000
0xB07E804C		PPC_PCFGR038 0XX00000 00000000
0xB07E804E		PPC_PCFGR039 0XX00000 00000000
0xB07E8050		PPC_PCFGR040 0XX00000 00000000
0xB07E8052		PPC_PCFGR041 0XX00000 00000000
0xB07E8054		PPC_PCFGR042 0XX00000 00000000
0xB07E8056		PPC_PCFGR043 0XX00000 00000000
0xB07E8058		PPC_PCFGR044 0XX00000 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E805A		PPC_PCFGR045 0XX00000 00000000
0xB07E805C		PPC_PCFGR046 0XX00000 00000000
0xB07E805E		PPC_PCFGR047 0XX00000 00000000
0xB07E8060		PPC_PCFGR048 0XX00000 00000000
0xB07E8062		PPC_PCFGR049 0XX00000 00000000
0xB07E8064		PPC_PCFGR050 0XX00000 00000000
0xB07E8066		PPC_PCFGR051 0XX00000 00000000
0xB07E8068		PPC_PCFGR052 0XX00000 00000000
0xB07E806A		PPC_PCFGR053 0XX00000 00000000
0xB07E806C		PPC_PCFGR054 0XX00000 00000000
0xB07E806E		PPC_PCFGR055 0XX00000 00000000
0xB07E8070		PPC_PCFGR056 0XX00000 00000000
0xB07E8072		PPC_PCFGR057 0XX00000 00000000
0xB07E8074		PPC_PCFGR058 0XX00000 00000000
0xB07E8076		PPC_PCFGR059 0XX00000 00000000
0xB07E8078		PPC_PCFGR060 0XX00000 00000000
0xB07E807A		PPC_PCFGR061 0XX00000 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E807C		PPC_PCFGR062 0XX00000 00000000
0xB07E807E		PPC_PCFGR063 0XX00000 00000000
0xB07E8080		PPC_PCFGR100 0XX00000 00000000
0xB07E8082		PPC_PCFGR101 0XX00000 00000000
0xB07E8084		PPC_PCFGR102 0XX00000 00000000
0xB07E8086		PPC_PCFGR103 0XX00000 00000000
0xB07E8088		PPC_PCFGR104 0XX00000 00000000
0xB07E808A		PPC_PCFGR105 0XX00000 00000000
0xB07E808C		PPC_PCFGR106 0XX00000 00000000
0xB07E808E		PPC_PCFGR107 0XX00000 00000000
0xB07E8090		PPC_PCFGR108 0XX00000 00000000
0xB07E8092		PPC_PCFGR109 0XX00000 00000000
0xB07E8094		PPC_PCFGR110 0XX00000 00000000
0xB07E8096		PPC_PCFGR111 0XX00000 00000000
0xB07E8098		PPC_PCFGR112 0XX00000 00000000
0xB07E809A		PPC_PCFGR113 0XX00000 00000000
0xB07E809C		PPC_PCFGR114 0XX00000 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E809E		PPC_PCFGR115 0XX00000 00000000
0xB07E80A0		PPC_PCFGR116 0XX00000 00000000
0xB07E80A2		PPC_PCFGR117 0XX00000 00000000
0xB07E80A4		PPC_PCFGR118 0XX00000 00000000
0xB07E80A6		PPC_PCFGR119 0XX00000 00000000
0xB07E80A8		PPC_PCFGR120 0XX00000 00000000
0xB07E80AA		PPC_PCFGR121 0XX00000 00000000
0xB07E80AC		PPC_PCFGR122 0XX00000 00000000
0xB07E80AE		PPC_PCFGR123 0XX00000 00000000
0xB07E80B0		PPC_PCFGR124 0XX00000 00000000
0xB07E80B2		PPC_PCFGR125 0XX00000 00000000
0xB07E80B4		PPC_PCFGR126 0XX00000 00000000
0xB07E80B6		PPC_PCFGR127 0XX00000 00000000
0xB07E80B8		PPC_PCFGR128 0XX00000 00000000
0xB07E80BA		PPC_PCFGR129 0XX00000 00000000
0xB07E80BC		PPC_PCFGR130 0XX00000 00000000
0xB07E80BE		PPC_PCFGR131 0XX00000 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E80C0		PPC_PCFGR132 0XX00000 00000000
0xB07E80C2		PPC_PCFGR133 0XX00000 00000000
0xB07E80C4		PPC_PCFGR134 0XX00000 00000000
0xB07E80C6		PPC_PCFGR135 0XX00000 00000000
0xB07E80C8		PPC_PCFGR136 0XX00000 00000000
0xB07E80CA		PPC_PCFGR137 0XX00000 00000000
0xB07E80CC		PPC_PCFGR138 0XX00000 00000000
0xB07E80CE		PPC_PCFGR139 0XX00000 00000000
0xB07E80D0		PPC_PCFGR140 0XX00000 00000000
0xB07E80D2		PPC_PCFGR141 0XX00000 00000000
0xB07E80D4		PPC_PCFGR142 0XX00000 00000000
0xB07E80D6		PPC_PCFGR143 0XX00000 00000000
0xB07E80D8		PPC_PCFGR144 0XX00000 00000000
0xB07E80DA		PPC_PCFGR145 0XX00000 00000000
0xB07E80DC		PPC_PCFGR146 0XX00000 00000000
0xB07E80DE		PPC_PCFGR147 0XX00000 00000000
0xB07E80E0		PPC_PCFGR148 0XX00000 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E80E2		PPC_PCFGR149 0XX00000 00000000
0xB07E80E4		PPC_PCFGR150 0XX00000 00000000
0xB07E80E6		PPC_PCFGR151 0XX00000 00000000
0xB07E80E8		PPC_PCFGR152 0XX00000 00000000
0xB07E80EA		PPC_PCFGR153 0XX00000 00000000
0xB07E80EC		PPC_PCFGR154 0XX00000 00000000
0xB07E80EE		PPC_PCFGR155 0XX00000 00000000
0xB07E80F0		PPC_PCFGR156 0XX00000 00000000
0xB07E80F2		PPC_PCFGR157 0XX00000 00000000
0xB07E80F4		PPC_PCFGR158 0XX00000 00000000
0xB07E80F6		PPC_PCFGR159 0XX00000 00000000
0xB07E80F8		PPC_PCFGR160 0XX00000 00000000
0xB07E80FA		PPC_PCFGR161 0XX00000 00000000
0xB07E80FC		PPC_PCFGR162 0XX00000 00000000
0xB07E80FE		PPC_PCFGR163 0XX00000 00000000
0xB07E8100		PPC_PCFGR200 0XX00000 00000000
0xB07E8102		PPC_PCFGR201 0XX00000 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E8104	PPC_PCFGR2020XX00000 00000000	
0xB07E8106	PPC_PCFGR2030XX00000 00000000	
0xB07E8108	PPC_PCFGR2040XX00000 00000000	
0xB07E810A	PPC_PCFGR2050XX00000 00000000	
0xB07E810C	PPC_PCFGR2060XX00000 00000000	
0xB07E810E	PPC_PCFGR2070XX00000 00000000	
0xB07E8110	PPC_PCFGR2080XX00000 00000000	
0xB07E8112	PPC_PCFGR2090XX00000 00000000	
0xB07E8114	PPC_PCFGR2100XX00000 00000000	
0xB07E8116	PPC_PCFGR2110XX00000 00000000	
0xB07E8118	PPC_PCFGR2120XX00000 00000000	
0xB07E811A	PPC_PCFGR2130XX00000 00000000	
0xB07E811C	PPC_PCFGR2140XX00000 00000000	
0xB07E811E	PPC_PCFGR2150XX00000 00000000	
0xB07E8120	PPC_PCFGR2160XX00000 00000000	
0xB07E8122	PPC_PCFGR2170XX00000 00000000	
0xB07E8124	PPC_PCFGR2180XX00000 00000000	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E8126		PPC_PCFGR219 0XX00000 00000000
0xB07E8128		PPC_PCFGR220 0XX00000 00000000
0xB07E812A		PPC_PCFGR221 0XX00000 00000000
0xB07E812C		PPC_PCFGR222 0XX00000 00000000
0xB07E812E		PPC_PCFGR223 0XX00000 00000000
0xB07E8130		PPC_PCFGR224 0XX00000 00000000
0xB07E8132		PPC_PCFGR225 0XX00000 00000000
0xB07E8134		PPC_PCFGR226 0XX00000 00000000
0xB07E8136		PPC_PCFGR227 0XX00000 00000000
0xB07E8138		PPC_PCFGR228 0XX00000 00000000
0xB07E813A		PPC_PCFGR229 0XX00000 00000000
0xB07E813C		PPC_PCFGR230 0XX00000 00000000
0xB07E813E		PPC_PCFGR231 0XX00000 00000000
0xB07E8140		PPC_PCFGR232 0XX00000 00000000
0xB07E8142		PPC_PCFGR233 0XX00000 00000000
0xB07E8144		PPC_PCFGR234 0XX00000 00000000
0xB07E8146		PPC_PCFGR235 0XX00000 00000000



**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E8148		PPC_PCFGR236 0XX00000 00000000
0xB07E814A		PPC_PCFGR237 0XX00000 00000000
0xB07E814C		PPC_PCFGR238 0XX00000 00000000
0xB07E814E		PPC_PCFGR239 0XX00000 00000000
0xB07E8150		PPC_PCFGR240 0XX00000 00000000
0xB07E8152		PPC_PCFGR241 0XX00000 00000000
0xB07E8154		PPC_PCFGR242 0XX00000 00000000
0xB07E8156		PPC_PCFGR243 0XX00000 00000000
0xB07E8158		PPC_PCFGR244 0XX00000 00000000
0xB07E815A		PPC_PCFGR245 0XX00000 00000000
0xB07E815C		PPC_PCFGR246 0XX00000 00000000
0xB07E815E		PPC_PCFGR247 0XX00000 00000000
0xB07E8160		PPC_PCFGR248 0XX00000 00000000
0xB07E8162		PPC_PCFGR249 0XX00000 00000000
0xB07E8164		PPC_PCFGR250 0XX00000 00000000
0xB07E8166		PPC_PCFGR251 0XX00000 00000000
0xB07E8168		PPC_PCFGR252 0XX00000 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E816A		PPC_PCFGR253 0XX00000 00000000
0xB07E816C		PPC_PCFGR254 0XX00000 00000000
0xB07E816E		PPC_PCFGR255 0XX00000 00000000
0xB07E8170		PPC_PCFGR256 0XX00000 00000000
0xB07E8172		PPC_PCFGR257 0XX00000 00000000
0xB07E8174		PPC_PCFGR258 0XX00000 00000000
0xB07E8176		PPC_PCFGR259 0XX00000 00000000
0xB07E8178		PPC_PCFGR260 0XX00000 00000000
0xB07E817A		PPC_PCFGR261 0XX00000 00000000
0xB07E817C		PPC_PCFGR262 0XX00000 00000000
0xB07E817E		PPC_PCFGR263 0XX00000 00000000
0xB07E8180		PPC_PCFGR300 0XX00000 00000000
0xB07E8182		PPC_PCFGR301 0XX00000 00000000
0xB07E8184		PPC_PCFGR302 0XX00000 00000000
0xB07E8186		PPC_PCFGR303 0XX00000 00000000
0xB07E8188		PPC_PCFGR304 0XX00000 00000000
0xB07E818A		PPC_PCFGR305 0XX00000 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E818C		PPC_PCFGR306 0XX00000 00000000
0xB07E818E		PPC_PCFGR307 0XX00000 00000000
0xB07E8190		PPC_PCFGR308 0XX00000 00000000
0xB07E8192		PPC_PCFGR309 0XX00000 00000000
0xB07E8194		PPC_PCFGR310 0XX00000 00000000
0xB07E8196		PPC_PCFGR311 0XX00000 00000000
0xB07E8198		PPC_PCFGR312 0XX00000 00000000
0xB07E819A		PPC_PCFGR313 0XX00000 00000000
0xB07E819C		PPC_PCFGR314 0XX00000 00000000
0xB07E819E		PPC_PCFGR315 0XX00000 00000000
0xB07E81A0		PPC_PCFGR316 0XX00000 00000000
0xB07E81A2		PPC_PCFGR317 0XX00000 00000000
0xB07E81A4		PPC_PCFGR318 0XX00000 00000000
0xB07E81A6		PPC_PCFGR319 0XX00000 00000000
0xB07E81A8		PPC_PCFGR320 0XX00000 00000000
0xB07E81AA		PPC_PCFGR321 0XX00000 00000000
0xB07E81AC		PPC_PCFGR322 0XX00000 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E81AE		PPC_PCFGR323 0XX00000 00000000
0xB07E81B0		PPC_PCFGR324 0XX00000 00000000
0xB07E81B2		PPC_PCFGR325 0XX00000 00000000
0xB07E81B4		PPC_PCFGR326 0XX00000 00000000
0xB07E81B6		PPC_PCFGR327 0XX00000 00000000
0xB07E81B8		PPC_PCFGR328 0XX00000 00000000
0xB07E81BA		PPC_PCFGR329 0XX00000 00000000
0xB07E81BC		PPC_PCFGR330 0XX00000 00000000
0xB07E81BE		PPC_PCFGR331 0XX00000 00000000
0xB07E81C0		PPC_PCFGR332 0XX00000 00000000
0xB07E81C2		PPC_PCFGR333 0XX00000 00000000
0xB07E81C4		PPC_PCFGR334 0XX00000 00000000
0xB07E81C6		PPC_PCFGR335 0XX00000 00000000
0xB07E81C8		PPC_PCFGR336 0XX00000 00000000
0xB07E81CA		PPC_PCFGR337 0XX00000 00000000
0xB07E81CC		PPC_PCFGR338 0XX00000 00000000
0xB07E81CE		PPC_PCFGR339 0XX00000 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07E81D0		PPC_PCFGR340 0XX00000 00000000
0xB07E81D2		PPC_PCFGR341 0XX00000 00000000
0xB07E81D4		PPC_PCFGR342 0XX00000 00000000
0xB07E81D6- B07EFFFF		reserved XXXXXXXX XXXXXXXX
0xB07F0000		BECU0_CTRL 00000000 00000000
0xB07F0002		BECU0_CTRH 00000000 00000000
0xB07F0004		BECU0_ADDRL 00000000 00000000
0xB07F0006		BECU0_ADDRH 00000000 00000000
0xB07F0008		BECU0_DATALL 00000000 00000000
0xB07F000A		BECU0_DATA LH 00000000 00000000
0xB07F000C		BECU0_DATA HL 00000000 00000000
0xB07F000E		BECU0_DATA HH 00000000 00000000
0xB07F0010		BECU0_MASTERID 00000000 00000000
0xB07F0012		BECU0_MIDL XXXXXXXX XXXXXXXX
0xB07F0014		BECU0_MIDH XXXXXXXX XXXXXXXX
0xB07F0016		reserved 00000000 00000000
0xB07F0018		BECU0_NMIEN XXXXXXXX 00000001

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07F001A- B07F7FFE	reserved XXXXXXXX XXXXXXXX	
0xB07F8000	RICFG0_ADC0AN26 00000000 XXXXXXXX	
0xB07F8002	RICFG0_ADC0AN27 00000000 XXXXXXXX	
0xB07F8004	RICFG0_ADC0AN28 00000000 XXXXXXXX	
0xB07F8006	RICFG0_ADC0AN29 00000000 XXXXXXXX	
0xB07F8008	RICFG0_ADC0AN30 00000000 XXXXXXXX	
0xB07F800A	RICFG0_ADC0AN31 00000000 XXXXXXXX	
0xB07F800C	RICFG0_ADC0EDGI 00000000 00000000	
0xB07F800E	RICFG0_ADC0EDGIOCU0 XXXXXXXX 00000000	
0xB07F8010- B07F8014	reserved XXXXXXXX XXXXXXXX	
0xB07F8016	RICFG0_ADC0EDGIOCU4 XXXXXXXX 00000000	
0xB07F8018- B07F801C	reserved XXXXXXXX XXXXXXXX	
0xB07F801E	RICFG0_ADC0TIMI XXXXXXXX 00000000	
0xB07F8020	RICFG0_ADC0TIMIRLT XXXXXXXX 00000000	
0xB07F8022- B07F803C	reserved XXXXXXXX XXXXXXXX	
0xB07F803E	RICFG0_ADC0ZPDEN XXXXXXXX 00000000	
0xB07F8040- B07F83FE	reserved XXXXXXXX 00000000	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07F8400		RICFG0_FRT0TEXT 00000000 00000000
0xB07F8402- B07F841E		reserved XXXXXXXX 00000000
0xB07F8420		RICFG0_FRT1TEXT 00000000 00000000
0xB07F8422- B07F843E		reserved XXXXXXXX 00000000
0xB07F8440		RICFG0_FRT2TEXT 00000000 00000000
0xB07F8442- B07F845E		reserved XXXXXXXX 00000000
0xB07F8460		RICFG0_FRT3TEXT 00000000 00000000
0xB07F8462- B07F883E		reserved XXXXXXXX 00000000
0xB07F8840		RICFG0_ICU2IN0 00000000 XXXXXXXX
0xB07F8842		RICFG0_ICU2IN1 00000000 XXXXXXXX
0xB07F8844		RICFG0_ICU2FRTSEL XXXXXXXX 00000000
0xB07F8846- B07F885E		reserved XXXXXXXX 00000000
0xB07F8860		RICFG0_ICU3IN0 00000000 XXXXXXXX
0xB07F8862		RICFG0_ICU3IN1 00000000 XXXXXXXX
0xB07F8864		RICFG0_ICU3FRTSEL XXXXXXXX 00000000
0xB07F8866- B07F8BFE		reserved XXXXXXXX 00000000
0xB07F8C00		RICFG0_OCU0OTD0GATE XXXXXXXX 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07F8C02		RICFG0_OCU0OTD0GM XXXXXXXX 00000000
0xB07F8C04		RICFG0_OCU0OTD1GATE XXXXXXXX 00000000
0xB07F8C06		RICFG0_OCU0OTD1GM XXXXXXXX 00000000
0xB07F8C08- B07F8C1E		reserved XXXXXXXX 00000000
0xB07F8C20		RICFG0_OCU1CMP0EXT XXXXXXXX 00000000
0xB07F8C22		RICFG0_OCU1FRTSEL XXXXXXXX 00000000
0xB07F8C24		RICFG0_OCU1OTD0GATE XXXXXXXX 00000000
0xB07F8C26		RICFG0_OCU1OTD0GM XXXXXXXX 00000000
0xB07F8C28		RICFG0_OCU1OTD1GATE XXXXXXXX 00000000
0xB07F8C2A		RICFG0_OCU1OTD1GM XXXXXXXX 00000000
0xB07F8C2C- B07F93FE		reserved XXXXXXXX 00000000
0xB07F9400		RICFG0_USART0SCKI 00000000 XXXXXXXX
0xB07F9402		RICFG0_USART0SIN 00000000 XXXXXXXX
0xB07F9404- B07F9BFE		reserved XXXXXXXX 00000000
0xB07F9C00		RICFG0_PPG0PPGAGATE XXXXXXXX 00000000
0xB07F9C02		RICFG0_PPG0PPGAGM XXXXXXXX 00000000
0xB07F9C04		RICFG0_PPG0PPGBGATE XXXXXXXX 00000000



**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07F9C06		RICFG0_PPG0PPGBGM XXXXXXXX 00000000
0xB07F9C08- B07F9C1E		reserved XXXXXXXX 00000000
0xB07F9C20		RICFG0_PPG1PPGAGATE XXXXXXXX 00000000
0xB07F9C22		RICFG0_PPG1PPGAGM XXXXXXXX 00000000
0xB07F9C24		RICFG0_PPG1PPGBGATE XXXXXXXX 00000000
0xB07F9C26		RICFG0_PPG1PPGBGM XXXXXXXX 00000000
0xB07F9C28- B07F9C3E		reserved XXXXXXXX 00000000
0xB07F9C40		RICFG0_PPG2PPGAGATE XXXXXXXX 00000000
0xB07F9C42		RICFG0_PPG2PPGAGM XXXXXXXX 00000000
0xB07F9C44		RICFG0_PPG2PPGBGATE XXXXXXXX 00000000
0xB07F9C46		RICFG0_PPG2PPGBGM XXXXXXXX 00000000
0xB07F9C48- B07F9C5E		reserved XXXXXXXX 00000000
0xB07F9C60		RICFG0_PPG3PPGAGATE XXXXXXXX 00000000
0xB07F9C62		RICFG0_PPG3PPGAGM XXXXXXXX 00000000
0xB07F9C64		RICFG0_PPG3PPGBGATE XXXXXXXX 00000000
0xB07F9C66		RICFG0_PPG3PPGBGM XXXXXXXX 00000000
0xB07F9C68- B07F9C7E		reserved XXXXXXXX 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07F9C80		RICFG0_PPG4PPGAGATE XXXXXXXX 00000000
0xB07F9C82		RICFG0_PPG4PPGAGM XXXXXXXX 00000000
0xB07F9C84		RICFG0_PPG4PPGBGATE XXXXXXXX 00000000
0xB07F9C86		RICFG0_PPG4PPGBGM XXXXXXXX 00000000
0xB07F9C88- B07F9C9E		reserved XXXXXXXX 00000000
0xB07F9CA0		RICFG0_PPG5PPGAGATE XXXXXXXX 00000000
0xB07F9CA2		RICFG0_PPG5PPGAGM XXXXXXXX 00000000
0xB07F9CA4		RICFG0_PPG5PPGBGATE XXXXXXXX 00000000
0xB07F9CA6		RICFG0_PPG5PPGBGM XXXXXXXX 00000000
0xB07F9CA8- B07F9CBE		reserved XXXXXXXX 00000000
0xB07F9CC0		RICFG0_PPG6PPGAGATE XXXXXXXX 00000000
0xB07F9CC2		RICFG0_PPG6PPGAGM XXXXXXXX 00000000
0xB07F9CC4		RICFG0_PPG6PPGBGATE XXXXXXXX 00000000
0xB07F9CC6		RICFG0_PPG6PPGBGM XXXXXXXX 00000000
0xB07F9CC8- B07F9CDE		reserved XXXXXXXX 00000000
0xB07F9CE0		RICFG0_PPG7PPGAGATE XXXXXXXX 00000000
0xB07F9CE2		RICFG0_PPG7PPGAGM XXXXXXXX 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07F9CE4		RICFG0_PPG7PPGBGATE XXXXXXXX 00000000
0xB07F9CE6		RICFG0_PPG7PPGBGM XXXXXXXX 00000000
0xB07F9CE8- B07F9CFE		reserved XXXXXXXX 00000000
0xB07F9D00		RICFG0_PPG8PPGAGATE XXXXXXXX 00000000
0xB07F9D02		RICFG0_PPG8PPGAGM XXXXXXXX 00000000
0xB07F9D04		RICFG0_PPG8PPGBGATE XXXXXXXX 00000000
0xB07F9D06		RICFG0_PPG8PPGBGM XXXXXXXX 00000000
0xB07F9D08- B07F9D1E		reserved XXXXXXXX 00000000
0xB07F9D20		RICFG0_PPG9PPGAGATE XXXXXXXX 00000000
0xB07F9D22		RICFG0_PPG9PPGAGM XXXXXXXX 00000000
0xB07F9D24		RICFG0_PPG9PPGBGATE XXXXXXXX 00000000
0xB07F9D26		RICFG0_PPG9PPGBGM XXXXXXXX 00000000
0xB07F9D28- B07F9D3E		reserved XXXXXXXX 00000000
0xB07F9D40		RICFG0_PPG10PPGAGATE XXXXXXXX 00000000
0xB07F9D42		RICFG0_PPG10PPGAGM XXXXXXXX 00000000
0xB07F9D44		RICFG0_PPG10PPGBGATE XXXXXXXX 00000000
0xB07F9D46		RICFG0_PPG10PPGBGM XXXXXXXX 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07F9D48- B07F9D5E	reserved XXXXXXXX 00000000	
0xB07F9D60	RICFG0_PPG11PPGAGATE XXXXXXXX 00000000	
0xB07F9D62	RICFG0_PPG11PPGAGM XXXXXXXX 00000000	
0xB07F9D64	RICFG0_PPG11PPGBGATE XXXXXXXX 00000000	
0xB07F9D66	RICFG0_PPG11PPGBGM XXXXXXXX 00000000	
0xB07F9D68- B07F9D7E	reserved XXXXXXXX 00000000	
0xB07F9D80	RICFG0_PPG12PPGAGATE XXXXXXXX 00000000	
0xB07F9D82	RICFG0_PPG12PPGAGM XXXXXXXX 00000000	
0xB07F9D84	RICFG0_PPG12PPGBGATE XXXXXXXX 00000000	
0xB07F9D86	RICFG0_PPG12PPGBGM XXXXXXXX 00000000	
0xB07F9D88- B07F9D9E	reserved XXXXXXXX 00000000	
0xB07F9DA0	RICFG0_PPG13PPGAGATE XXXXXXXX 00000000	
0xB07F9DA2	RICFG0_PPG13PPGAGM XXXXXXXX 00000000	
0xB07F9DA4	RICFG0_PPG13PPGBGATE XXXXXXXX 00000000	
0xB07F9DA6	RICFG0_PPG13PPGBGM XXXXXXXX 00000000	
0xB07F9DA8- B07F9DBE	reserved XXXXXXXX 00000000	
0xB07F9DC0	RICFG0_PPG14PPGAGATE XXXXXXXX 00000000	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07F9DC2	RICFG0_PPG14PPGAGM XXXXXXXX 00000000	
0xB07F9DC4	RICFG0_PPG14PPGBGATE XXXXXXXX 00000000	
0xB07F9DC6	RICFG0_PPG14PPGBGM XXXXXXXX 00000000	
0xB07F9DC8- B07F9DDE	reserved XXXXXXXX 00000000	
0xB07F9DE0	RICFG0_PPG15PPGAGATE XXXXXXXX 00000000	
0xB07F9DE2	RICFG0_PPG15PPGAGM XXXXXXXX 00000000	
0xB07F9DE4	RICFG0_PPG15PPGBGATE XXXXXXXX 00000000	
0xB07F9DE6	RICFG0_PPG15PPGBGM XXXXXXXX 00000000	
0xB07F9DE8- B07FA3FE	reserved XXXXXXXX 00000000	
0xB07FA400	RICFG0_PPGGRP0ETRG0 XXXXXXXX 00000000	
0xB07FA402	RICFG0_PPGGRP0ETRG1 XXXXXXXX 00000000	
0xB07FA404	RICFG0_PPGGRP0ETRG2 XXXXXXXX 00000000	
0xB07FA406	RICFG0_PPGGRP0ETRG3 XXXXXXXX 00000000	
0xB07FA408	RICFG0_PPGGRP0RLTTRG1 XXXXXXXX 00000000	
0xB07FA40A- B07FA41E	reserved XXXXXXXX 00000000	
0xB07FA420	RICFG0_PPGGRP1ETRG0 XXXXXXXX 00000000	
0xB07FA422	RICFG0_PPGGRP1ETRG1 XXXXXXXX 00000000	

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07FA424		RICFG0_PPGGRP1ETR2 XXXXXXXX 00000000
0xB07FA426		RICFG0_PPGGRP1ETR3 XXXXXXXX 00000000
0xB07FA428		RICFG0_PPGGRP1RLTTR1 XXXXXXXX 00000000
0xB07FA42A- B07FA43E		reserved XXXXXXXX 00000000
0xB07FA440		RICFG0_PPGGRP2ETR0 XXXXXXXX 00000000
0xB07FA442		RICFG0_PPGGRP2ETR1 XXXXXXXX 00000000
0xB07FA444		RICFG0_PPGGRP2ETR2 XXXXXXXX 00000000
0xB07FA446		RICFG0_PPGGRP2ETR3 XXXXXXXX 00000000
0xB07FA448		RICFG0_PPGGRP2RLTTR1 XXXXXXXX 00000000
0xB07FA44A- B07FA45E		reserved XXXXXXXX 00000000
0xB07FA460		RICFG0_PPGGRP3ETR0 XXXXXXXX 00000000
0xB07FA462		RICFG0_PPGGRP3ETR1 XXXXXXXX 00000000
0xB07FA464		RICFG0_PPGGRP3ETR2 XXXXXXXX 00000000
0xB07FA466		RICFG0_PPGGRP3ETR3 XXXXXXXX 00000000
0xB07FA468		RICFG0_PPGGRP3RLTTR1 XXXXXXXX 00000000
0xB07FA46A- B07FC002		reserved XXXXXXXX XXXXXXXX
0xB07FFC04		BSU0_BTSTL 00000000 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07FFC06		BSU0_BTSTH 00000000 00000000
0xB07FFC08- B07FFC0E		reserved XXXXXXXX XXXXXXXX
0xB07FFC10		BSU0_PEN0L XXXXXXXX 00000000
0xB07FFC12		reserved XXXXXXXX XXXXXXXX
0xB07FFC14		BSU0_PEN1L 00000000 00000000
0xB07FFC16		reserved XXXXXXXX XXXXXXXX
0xB07FFC18		BSU0_PEN2L 00000000 00000000
0xB07FFC1A		reserved XXXXXXXX XXXXXXXX
0xB07FFC1C		BSU0_PEN3L 00000000 00000000
0xB07FFC1E		reserved XXXXXXXX XXXXXXXX
0xB07FFC20		BSU0_PEN4L XXXXXXXX 00000000
0xB07FFC22		reserved XXXXXXXX XXXXXXXX
0xB07FFC24		BSU0_PEN5L XXXXXXXX 00000000
0xB07FFC26		reserved XXXXXXXX XXXXXXXX
0xB07FFC28		BSU0_PEN6L XXXXXXXX 00000000
0xB07FFC2A		reserved XXXXXXXX XXXXXXXX
0xB07FFC2C		BSU0_PEN7L 00000000 00000000

**Table 39. Memory Layout of PERI0\_RBUS Registers (Continued)**

Offset	+1	+0
0xB07FFC2E		BSU0_PEN7H 00000000 00000000
0xB07FFC30		BSU0_PEN8L 00000000 00000000
0xB07FFC32		BSU0_PEN8H 00000000 00000000
0xB07FFC34		BSU0_PEN9L 00000000 00000000
0xB07FFC36		BSU0_PEN9H XXXXXXXX 00000000
0xB07FFC38- B07FFC3A		reserved XXXXXXXX XXXXXXXX
0xB07FFC3C		BSU0_PEN11L XXXXXXXX 00000000
0xB07FFC3E- B07FFFE		reserved XXXXXXXX XXXXXXXX



**Table 40. Memory Layout of PERI1\_RBUS Registers**

Offset	+1	+0
0xB0800000	SG0_CR0 00000000 00000000	
0xB0800002	reserved XXXXXXXX	SG0_CR1 00000000
0xB0800004	SG0_ECRL 00000000 00000000	
0xB0800006	SG0_FRL 00000000 00000000	
0xB0800008	SG0_ARL 00000000 00000000	
0xB080000A	SG0_AR 00000000 00000000	
0xB080000C	SG0_TARL 00000000 00000000	
0xB080000E	SG0_TCRLIDRL 00000000 00000000	
0xB0800010	reserved XXXXXXXX	SG0_NRL 00000000
0xB0800012	SG0_DER 00000000 00000000	
0xB0800014	SG0_DMAR 00000000 00000000	
0xB0800016- B0807FFE	reserved XXXXXXXX XXXXXXXX	
0xB0808000	CAN0_CTRLR XXXXXXXX 000X0001	
0xB0808002	CAN0_STATR XXXXXXXX 00000000	
0xB0808004	CAN0_ERRCNT 00000000 00000000	
0xB0808006	CAN0_BTR X0100011 00000001	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0808008	CAN0_INTR 00000000 00000000	
0xB080800A	CAN0_TESTR XXXXXXXX 000000XX	
0xB080800C	CAN0_BRPER XXXXXXXX XXXX0000	
0xB080800E	reserved XXXXXXXX XXXXXXXX	
0xB0808010	CAN0_IF1CREQ 0XXXXXXXX 00000001	
0xB0808012	CAN0_IF1CMSK XXXXXXXX 00000000	
0xB0808014	CAN0_IF1MSK1 11111111 11111111	
0xB0808016	CAN0_IF1MSK2 11X11111 11111111	
0xB0808018	CAN0_IF1ARB1 00000000 00000000	
0xB080801A	CAN0_IF1ARB2 00000000 00000000	
0xB080801C	CAN0_IF1MCTR 00000000 0XXX0000	
0xB080801E	reserved XXXXXXXX XXXXXXXX	
0xB0808020	CAN0_IF1DTA1 00000000 00000000	
0xB0808022	CAN0_IF1DTA2 00000000 00000000	
0xB0808024	CAN0_IF1DTB1 00000000 00000000	
0xB0808026	CAN0_IF1DTB2 00000000 00000000	
0xB0808028- B080803E	reserved XXXXXXXX XXXXXXXX	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0808040	CAN0_IF2CREQ 0XXXXXXX 00000001	
0xB0808042	CAN0_IF2CMSK XXXXXXXX 00000000	
0xB0808044	CAN0_IF2MSK1 11111111 11111111	
0xB0808046	CAN0_IF2MSK2 11X11111 11111111	
0xB0808048	CAN0_IF2ARB1 00000000 00000000	
0xB080804A	CAN0_IF2ARB2 00000000 00000000	
0xB080804C	CAN0_IF2MCTR 00000000 00000000	
0xB080804E	reserved XXXXXXXX XXXXXXXX	
0xB0808050	CAN0_IF2DTA1 00000000 00000000	
0xB0808052	CAN0_IF2DTA2 00000000 00000000	
0xB0808054	CAN0_IF2DTB1 00000000 00000000	
0xB0808056	CAN0_IF2DTB2 00000000 00000000	
0xB0808058- B080807E	reserved XXXXXXXX XXXXXXXX	
0xB0808080	CAN0_TREQR1 00000000 00000000	
0xB0808082	CAN0_TREQR2 00000000 00000000	
0xB0808084	CAN0_TREQR3 00000000 00000000	
0xB0808086	CAN0_TREQR4 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0808088- B080808E	reserved XXXXXXXX XXXXXXXX	
0xB0808090	CAN0_NEWDT1 00000000 00000000	
0xB0808092	CAN0_NEWDT2 00000000 00000000	
0xB0808094	CAN0_NEWDT3 00000000 00000000	
0xB0808096	CAN0_NEWDT4 00000000 00000000	
0xB0808098- B080809E	reserved XXXXXXXX XXXXXXXX	
0xB08080A0	CAN0_INTPND1 00000000 00000000	
0xB08080A2	CAN0_INTPND2 00000000 00000000	
0xB08080A4	CAN0_INTPND3 00000000 00000000	
0xB08080A6	CAN0_INTPND4 00000000 00000000	
0xB08080A8- B08080AE	reserved XXXXXXXX XXXXXXXX	
0xB08080B0	CAN0_MSGVAL1 00000000 00000000	
0xB08080B2	CAN0_MSGVAL2 00000000 00000000	
0xB08080B4	CAN0_MSGVAL3 00000000 00000000	
0xB08080B6	CAN0_MSGVAL4 00000000 00000000	
0xB08080B8- B08080CC	reserved XXXXXXXX XXXXXXXX	
0xB08080CE	reserved 00000000	CAN0_COER XXXXXXXX0

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB08080D0	CAN0_DEBUG XXXXXXXX 00000000	
0xB08080D2- B08083FE	reserved XXXXXXXX XXXXXXXX	
0xB0808400	CAN1_CTRLR XXXXXXXX 000X0001	
0xB0808402	CAN1_STATR XXXXXXXX 00000000	
0xB0808404	CAN1_ERRCNT 00000000 00000000	
0xB0808406	CAN1_BTR X0100011 00000001	
0xB0808408	CAN1_INTR 00000000 00000000	
0xB080840A	CAN1_TESTR XXXXXXXX 000000XX	
0xB080840C	CAN1_BRPER XXXXXXXX XXXX0000	
0xB080840E	reserved XXXXXXXX XXXXXXXX	
0xB0808410	CAN1_IF1CREQ 0XXXXXXX 00000001	
0xB0808412	CAN1_IF1CMSK XXXXXXXX 00000000	
0xB0808414	CAN1_IF1MSK1 11111111 11111111	
0xB0808416	CAN1_IF1MSK2 11X11111 11111111	
0xB0808418	CAN1_IF1ARB1 00000000 00000000	
0xB080841A	CAN1_IF1ARB2 00000000 00000000	
0xB080841C	CAN1_IF1MCTR 00000000 0XXX0000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB080841E	reserved XXXXXXXX XXXXXXXX	
0xB0808420	CAN1_IF1DTA1 00000000 00000000	
0xB0808422	CAN1_IF1DTA2 00000000 00000000	
0xB0808424	CAN1_IF1DTB1 00000000 00000000	
0xB0808426	CAN1_IF1DTB2 00000000 00000000	
0xB0808428- B080843E	reserved XXXXXXXX XXXXXXXX	
0xB0808440	CAN1_IF2CREQ 0XXXXXXX 00000001	
0xB0808442	CAN1_IF2CMSK XXXXXXXX 00000000	
0xB0808444	CAN1_IF2MSK1 11111111 11111111	
0xB0808446	CAN1_IF2MSK2 11X11111 11111111	
0xB0808448	CAN1_IF2ARB1 00000000 00000000	
0xB080844A	CAN1_IF2ARB2 00000000 00000000	
0xB080844C	CAN1_IF2MCTR 00000000 00000000	
0xB080844E	reserved XXXXXXXX XXXXXXXX	
0xB0808450	CAN1_IF2DTA1 00000000 00000000	
0xB0808452	CAN1_IF2DTA2 00000000 00000000	
0xB0808454	CAN1_IF2DTB1 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0808456	CAN1_IF2DTB2 00000000 00000000	
0xB0808458- B080847E	reserved XXXXXXXX XXXXXXXX	
0xB0808480	CAN1_TREQR1 00000000 00000000	
0xB0808482	CAN1_TREQR2 00000000 00000000	
0xB0808484	CAN1_TREQR3 00000000 00000000	
0xB0808486	CAN1_TREQR4 00000000 00000000	
0xB0808488- B080848E	reserved XXXXXXXX XXXXXXXX	
0xB0808490	CAN1_NEWDT1 00000000 00000000	
0xB0808492	CAN1_NEWDT2 00000000 00000000	
0xB0808494	CAN1_NEWDT3 00000000 00000000	
0xB0808496	CAN1_NEWDT4 00000000 00000000	
0xB0808498- B080849E	reserved XXXXXXXX XXXXXXXX	
0xB08084A0	CAN1_INTPND1 00000000 00000000	
0xB08084A2	CAN1_INTPND2 00000000 00000000	
0xB08084A4	CAN1_INTPND3 00000000 00000000	
0xB08084A6	CAN1_INTPND4 00000000 00000000	
0xB08084A8- B08084AE	reserved XXXXXXXX XXXXXXXX	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB08084B0	CAN1_MSGVAL1 00000000 00000000	
0xB08084B2	CAN1_MSGVAL2 00000000 00000000	
0xB08084B4	CAN1_MSGVAL3 00000000 00000000	
0xB08084B6	CAN1_MSGVAL4 00000000 00000000	
0xB08084B8- B08084CC	reserved XXXXXXXX XXXXXXXX	
0xB08084CE	reserved 00000000	CAN1_COER XXXXXXXX0
0xB08084D0	CAN1_DEBUG XXXXXXXX 00000000	
0xB08084D2- B0817FFE	reserved XXXXXXXX XXXXXXXX	
0xB0818000	FRT16_TCDT 00000000 00000000	
0xB0818002	FRT16_CPCLRB 11111111 11111111	
0xB0818004	FRT16_CPCLR 11111111 11111111	
0xB0818006	FRT16_TCCS 00000000 00000000	
0xB0818008	FRT16_TSTPTCLK 01000000 00000000	
0xB081800A	FRT16_ETCCS 00000000 00000000	
0xB081800C	FRT16_CIMSZIMS 00000000 00000000	
0xB081800E	reserved XXXXXXXX	FRT16_DMACFG 00000000
0xB0818010- B08183FE	reserved XXXXXXXX XXXXXXXX	



**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0818400	FRT17_TCDT 00000000 00000000	
0xB0818402	FRT17_CPCLRB 11111111 11111111	
0xB0818404	FRT17_CPCLR 11111111 11111111	
0xB0818406	FRT17_TCCS 00000000 00000000	
0xB0818408	FRT17_TSTPTCLK 01000000 00000000	
0xB081840A	FRT17_ETCCS 00000000 00000000	
0xB081840C	FRT17_CIMSZIMS 00000000 00000000	
0xB081840E	reserved XXXXXXXX	FRT17_DMACFG 00000000
0xB0818410- B08187FE	reserved XXXXXXXX XXXXXXXX	
0xB0818800	FRT18_TCDT 00000000 00000000	
0xB0818802	FRT18_CPCLRB 11111111 11111111	
0xB0818804	FRT18_CPCLR 11111111 11111111	
0xB0818806	FRT18_TCCS 00000000 00000000	
0xB0818808	FRT18_TSTPTCLK 01000000 00000000	
0xB081880A	FRT18_ETCCS 00000000 00000000	
0xB081880C	FRT18_CIMSZIMS 00000000 00000000	
0xB081880E	reserved XXXXXXXX	FRT18_DMACFG 00000000

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0818810- B0818BFE	reserved XXXXXXXX XXXXXXXX	
0xB0818C00	FRT19_TCDT 00000000 00000000	
0xB0818C02	FRT19_CPCLRB 11111111 11111111	
0xB0818C04	FRT19_CPCLR 11111111 11111111	
0xB0818C06	FRT19_TCCS 00000000 00000000	
0xB0818C08	FRT19_TSTPTCLK 01000000 00000000	
0xB0818C0A	FRT19_ETCCS 00000000 00000000	
0xB0818C0C	FRT19_CIMSZIMS 00000000 00000000	
0xB0818C0E	reserved XXXXXXXX	FRT19_DMACFG 00000000
0xB0818C10- B08207FE	reserved XXXXXXXX XXXXXXXX	
0xB0820800	ICU18_IPC0 00000000 00000000	
0xB0820802	ICU18_IPC1 00000000 00000000	
0xB0820804	ICU18_ICC01 00000000 00000000	
0xB0820806	ICU18_ICEICS01 00000000 00000000	
0xB0820808	ICU18_DEBUG01 00000000	ICU18_DMACFG01 00000000
0xB082080A- B0820BFE	reserved XXXXXXXX XXXXXXXX	
0xB0820C00	ICU19_IPC0 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0820C02	ICU19_IPC1 00000000 00000000	
0xB0820C04	ICU19_ICC01 00000000 00000000	
0xB0820C06	ICU19_ICEICS01 00000000 00000000	
0xB0820C08	ICU19_DEBUG01 00000000	ICU19_DMACFG01 00000000
0xB0820C0A- B0827FFE	reserved XXXXXXXX XXXXXXXX	
0xB0828000	OCU16_OCCP0 00000000 00000000	
0xB0828002	OCU16_OCCP1 00000000 00000000	
0xB0828004	OCU16_OCCPB0 00000000 00000000	
0xB0828006	OCU16_OCCPB1 00000000 00000000	
0xB0828008	OCU16_OCCPBD0 00000000 00000000	
0xB082800A	OCU16_OCCPBD1 00000000 00000000	
0xB082800C	OCU16_OCS01 00000000 00000000	
0xB082800E	OCU16_OCSC01 00000000 00000000	
0xB0828010	OCU16_OCSS01 00000000 00000000	
0xB0828012	reserved XXXXXXXX	OCU16_OSR01 00000000
0xB0828014	reserved XXXXXXXX	OCU16_OSCR01 00000000
0xB0828016	OCU16_EOCS01 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0828018	OCU16_EOCSSH01 00000000	reserved XXXXXXXXXX
0xB082801A	OCU16_EOCSCH01 00000000	reserved XXXXXXXXXX
0xB082801C	OCU16_DEBUG01 00000000	OCU16_DMACFG01 00000000
0xB082801E	OCU16_OCMCR01 00000000	reserved XXXXXXXXXX
0xB0828020- B08283FE	reserved XXXXXXXXXX XXXXXXXX	
0xB0828400	OCU17_OCCP0 00000000 00000000	
0xB0828402	OCU17_OCCP1 00000000 00000000	
0xB0828404	OCU17_OCCPB0 00000000 00000000	
0xB0828406	OCU17_OCCPB1 00000000 00000000	
0xB0828408	OCU17_OCCPBD0 00000000 00000000	
0xB082840A	OCU17_OCCPBD1 00000000 00000000	
0xB082840C	OCU17_OCS01 00000000 00000000	
0xB082840E	OCU17_OCSC01 00000000 00000000	
0xB0828410	OCU17_OCSS01 00000000 00000000	
0xB0828412	reserved XXXXXXXXXX	OCU17_OSR01 00000000
0xB0828414	reserved XXXXXXXXXX	OCU17_OSCR01 00000000
0xB0828416	OCU17_EOCS01 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0828418	OCU17_EOCSSH01 00000000	reserved XXXXXXXXXX
0xB082841A	OCU17_EOCSCH01 00000000	reserved XXXXXXXXXX
0xB082841C	OCU17_DEBUG01 00000000	OCU17_DMACFG01 00000000
0xB082841E	OCU17_OCMCR01 00000000	reserved XXXXXXXXXX
0xB0828420- B0837FFE	reserved XXXXXXXXXX XXXXXXXX	
0xB0838000	USART6_SCR 00000000	USART6_SMR 00000000
0xB0838002	USART6_SCSR 00000000	USART6_SMSR 00000000
0xB0838004	USART6_SCCR 00000000	reserved XXXXXXXXXX
0xB0838006	USART6_SSR 00001000	USART6_TDR 00000000
0xB0838008	USART6_SSSR 00000000	USART6_RDR 00000000
0xB083800A	USART6_SSCR 00000000	reserved XXXXXXXXXX
0xB083800C	USART6_ESCR 00000100	USART6_ECCR 000000XX
0xB083800E	USART6_ESCSR 00000000	USART6_ECCSR 00000000
0xB0838010	USART6_ESCCR 00000000	USART6_ECCCR 00000000
0xB0838012	USART6_EIER 00000000	USART6_ESIR 000010X0
0xB0838014	USART6_EIESR 00000000	USART6_ESISR 00000000
0xB0838016	USART6_EIECR 00000000	USART6_ESICR 00000000

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0838018	USART6_EFERH 00000000	USART6_EFERL 00000000
0xB083801A	USART6_TFCR 00000000	USART6_RFCR 00000000
0xB083801C	USART6_TFCSR 00000000	USART6_RFCSR 00000000
0xB083801E	USART6_TFCCR 00000000	USART6_RFCCR 00000000
0xB0838020	USART6_TFSR 00000000	USART6_RFSR 00000000
0xB0838022	USART6_ESR 00000000	USART6_CSCR 00000000
0xB0838024	reserved XXXXXXXX	USART6_CSCSR 00000000
0xB0838026	USART6_ESCLR 00000000	USART6_CSCCR 00000000
0xB0838028	USART6_BGRLM 00000000	USART6_BGRLL 00000000
0xB083802A	reserved XXXXXXXX	USART6_BGRLH 00000000
0xB083802C	USART6_BGRM 00000000	USART6_BGRL 00000000
0xB083802E	reserved XXXXXXXX	USART6_BGRH 00000000
0xB0838030	USART6_SRXDR 00000000	USART6_STXDR 00000000
0xB0838032	USART6_SRXDSR 00000000	USART6_STXDSR 00000000
0xB0838034	USART6_SRXDRCR 00000000	USART6_STXDRCR 00000000
0xB0838036	read0 00000000	read0 00000000
0xB0838038	reserved XXXXXXXX	read0 00000000

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB083803A	reserved XXXXXXXX	USART6_FIDR 00000000
0xB083803C	reserved XXXXXXXX	USART6_DEBUG 00000000
0xB083803E- B0847FFE	reserved XXXXXXXX XXXXXXXX	
0xB0848000	PPG64_PCN 00000000 00000000	
0xB0848002	PPG64_SWTRIG 00000000	PPG64_IRQCLR 00000000
0xB0848004	PPG64_CNTEN 00000000	PPG64_OE 00000000
0xB0848006	PPG64_RMPCFG 00000000	PPG64_OPTMSK 00000000
0xB0848008	PPG64_TRIGCLR 00000000	PPG64_STRD 00000000
0xB084800A	PPG64_EPCN1 00000000 00000000	
0xB084800C	PPG64_EPCN2 00000000 00000000	
0xB084800E	PPG64_GCN3 00000000	PPG64_GCN1 00000000
0xB0848010	PPG64_GCN5 00000000	PPG64_GCN4 00001110
0xB0848012	PPG64_PCSR XXXXXXXX XXXXXXXX	
0xB0848014	PPG64_PDUT XXXXXXXX XXXXXXXX	
0xB0848016	PPG64_PTMR 11111111 11111111	
0xB0848018	PPG64_PSDR 00000000 00000000	
0xB084801A	PPG64_PTPC 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB084801C	PPG64_PEDR 00000000 00000000	
0xB084801E	PPG64_DEBUG 00000000	PPG64_DMACFG 00000000
0xB0848020- B08483FE	reserved XXXXXXXX XXXXXXXX	
0xB0848400	PPG65_PCN 00000000 00000000	
0xB0848402	PPG65_SWTRIG 00000000	PPG65_IRQCLR 00000000
0xB0848404	PPG65_CNTEN 00000000	PPG65_OE 00000000
0xB0848406	PPG65_RMPCFG 00000000	PPG65_OPTMSK 00000000
0xB0848408	PPG65_TRIGCLR 00000000	PPG65_STRD 00000000
0xB084840A	PPG65_EPCN1 00000000 00000000	
0xB084840C	PPG65_EPCN2 00000000 00000000	
0xB084840E	PPG65_GCN3 00000000	PPG65_GCN1 00000000
0xB0848410	PPG65_GCN5 00000000	PPG65_GCN4 00001110
0xB0848412	PPG65_PCSR XXXXXXXX XXXXXXXX	
0xB0848414	PPG65_PDUT XXXXXXXX XXXXXXXX	
0xB0848416	PPG65_PTMR 11111111 11111111	
0xB0848418	PPG65_PSDR 00000000 00000000	
0xB084841A	PPG65_PTPC 00000000 00000000	



**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB084841C	PPG65_PEDR 00000000 00000000	
0xB084841E	PPG65_DEBUG 00000000	PPG65_DMACFG 00000000
0xB0848420- B08487FE	reserved XXXXXXXX XXXXXXXX	
0xB0848800	PPG66_PCN 00000000 00000000	
0xB0848802	PPG66_SWTRIG 00000000	PPG66_IRQCLR 00000000
0xB0848804	PPG66_CNTEN 00000000	PPG66_OE 00000000
0xB0848806	PPG66_RMPCFG 00000000	PPG66_OPTMSK 00000000
0xB0848808	PPG66_TRIGCLR 00000000	PPG66_STRD 00000000
0xB084880A	PPG66_EPCN1 00000000 00000000	
0xB084880C	PPG66_EPCN2 00000000 00000000	
0xB084880E	PPG66_GCN3 00000000	PPG66_GCN1 00000000
0xB0848810	PPG66_GCN5 00000000	PPG66_GCN4 0000110
0xB0848812	PPG66_PCSR XXXXXXXX XXXXXXXX	
0xB0848814	PPG66_PDUT XXXXXXXX XXXXXXXX	
0xB0848816	PPG66_PTMR 11111111 11111111	
0xB0848818	PPG66_PSDR 00000000 00000000	
0xB084881A	PPG66_PTPC 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB084881C	PPG66_PEDR 00000000 00000000	
0xB084881E	PPG66_DEBUG 00000000	PPG66_DMACFG 00000000
0xB0848820- B0848BFE	reserved XXXXXXXX XXXXXXXX	
0xB0848C00	PPG67_PCN 00000000 00000000	
0xB0848C02	PPG67_SWTRIG 00000000	PPG67_IRQCLR 00000000
0xB0848C04	PPG67_CNTEN 00000000	PPG67_OE 00000000
0xB0848C06	PPG67_RMPCFG 00000000	PPG67_OPTMSK 00000000
0xB0848C08	PPG67_TRIGCLR 00000000	PPG67_STRD 00000000
0xB0848C0A	PPG67_EPCN1 00000000 00000000	
0xB0848C0C	PPG67_EPCN2 00000000 00000000	
0xB0848C0E	PPG67_GCN3 00000000	PPG67_GCN1 00000000
0xB0848C10	PPG67_GCN5 00000000	PPG67_GCN4 0000110
0xB0848C12	PPG67_PCSR XXXXXXXX XXXXXXXX	
0xB0848C14	PPG67_PDUT XXXXXXXX XXXXXXXX	
0xB0848C16	PPG67_PTMR 11111111 11111111	
0xB0848C18	PPG67_PSDR 00000000 00000000	
0xB0848C1A	PPG67_PTPC 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0848C1C	PPG67_PEDR 00000000 00000000	
0xB0848C1E	PPG67_DEBUG 00000000	PPG67_DMACFG 00000000
0xB0848C20- B0848FFE	reserved XXXXXXXX XXXXXXXX	
0xB0849000	PPG68_PCN 00000000 00000000	
0xB0849002	PPG68_SWTRIG 00000000	PPG68_IRQCLR 00000000
0xB0849004	PPG68_CNTEN 00000000	PPG68_OE 00000000
0xB0849006	PPG68_RMPCFG 00000000	PPG68_OPTMSK 00000000
0xB0849008	PPG68_TRIGCLR 00000000	PPG68_STRD 00000000
0xB084900A	PPG68_EPCN1 00000000 00000000	
0xB084900C	PPG68_EPCN2 00000000 00000000	
0xB084900E	PPG68_GCN3 00000000	PPG68_GCN1 00000000
0xB0849010	PPG68_GCN5 00000000	PPG68_GCN4 0000110
0xB0849012	PPG68_PCSR XXXXXXXX XXXXXXXX	
0xB0849014	PPG68_PDUT XXXXXXXX XXXXXXXX	
0xB0849016	PPG68_PTMR 11111111 11111111	
0xB0849018	PPG68_PSDR 00000000 00000000	
0xB084901A	PPG68_PTPC 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB084901C	PPG68_PEDR 00000000 00000000	
0xB084901E	PPG68_DEBUG 00000000	PPG68_DMACFG 00000000
0xB0849020- B08493FE	reserved XXXXXXXX XXXXXXXX	
0xB0849400	PPG69_PCN 00000000 00000000	
0xB0849402	PPG69_SWTRIG 00000000	PPG69_IRQCLR 00000000
0xB0849404	PPG69_CNTEN 00000000	PPG69_OE 00000000
0xB0849406	PPG69_RMPCFG 00000000	PPG69_OPTMSK 00000000
0xB0849408	PPG69_TRIGCLR 00000000	PPG69_STRD 00000000
0xB084940A	PPG69_EPCN1 00000000 00000000	
0xB084940C	PPG69_EPCN2 00000000 00000000	
0xB084940E	PPG69_GCN3 00000000	PPG69_GCN1 00000000
0xB0849410	PPG69_GCN5 00000000	PPG69_GCN4 00001110
0xB0849412	PPG69_PCSR XXXXXXXX XXXXXXXX	
0xB0849414	PPG69_PDUT XXXXXXXX XXXXXXXX	
0xB0849416	PPG69_PTMR 11111111 11111111	
0xB0849418	PPG69_PSDR 00000000 00000000	
0xB084941A	PPG69_PTPC 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB084941C	PPG69_PEDR 00000000 00000000	
0xB084941E	PPG69_DEBUG 00000000	PPG69_DMACFG 00000000
0xB0849420- B08497FE	reserved XXXXXXXX XXXXXXXX	
0xB0849800	PPG70_PCN 00000000 00000000	
0xB0849802	PPG70_SWTRIG 00000000	PPG70_IRQCLR 00000000
0xB0849804	PPG70_CNTEN 00000000	PPG70_OE 00000000
0xB0849806	PPG70_RMPCFG 00000000	PPG70_OPTMSK 00000000
0xB0849808	PPG70_TRIGCLR 00000000	PPG70_STRD 00000000
0xB084980A	PPG70_EPCN1 00000000 00000000	
0xB084980C	PPG70_EPCN2 00000000 00000000	
0xB084980E	PPG70_GCN3 00000000	PPG70_GCN1 00000000
0xB0849810	PPG70_GCN5 00000000	PPG70_GCN4 00001110
0xB0849812	PPG70_PCSR XXXXXXXX XXXXXXXX	
0xB0849814	PPG70_PDUT XXXXXXXX XXXXXXXX	
0xB0849816	PPG70_PTMR 11111111 11111111	
0xB0849818	PPG70_PSDR 00000000 00000000	
0xB084981A	PPG70_PTPC 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB084981C	PPG70_PEDR 00000000 00000000	
0xB084981E	PPG70_DEBUG 00000000	PPG70_DMACFG 00000000
0xB0849820- B0849BFE	reserved XXXXXXXX XXXXXXXX	
0xB0849C00	PPG71_PCN 00000000 00000000	
0xB0849C02	PPG71_SWTRIG 00000000	PPG71_IRQCLR 00000000
0xB0849C04	PPG71_CNTEN 00000000	PPG71_OE 00000000
0xB0849C06	PPG71_RMPCFG 00000000	PPG71_OPTMSK 00000000
0xB0849C08	PPG71_TRIGCLR 00000000	PPG71_STRD 00000000
0xB0849C0A	PPG71_EPCN1 00000000 00000000	
0xB0849C0C	PPG71_EPCN2 00000000 00000000	
0xB0849C0E	PPG71_GCN3 00000000	PPG71_GCN1 00000000
0xB0849C10	PPG71_GCN5 00000000	PPG71_GCN4 0000110
0xB0849C12	PPG71_PCSR XXXXXXXX XXXXXXXX	
0xB0849C14	PPG71_PDUT XXXXXXXX XXXXXXXX	
0xB0849C16	PPG71_PTMR 11111111 11111111	
0xB0849C18	PPG71_PSDR 00000000 00000000	
0xB0849C1A	PPG71_PTPC 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB0849C1C	PPG71_PEDR 00000000 00000000	
0xB0849C1E	PPG71_DEBUG 00000000	PPG71_DMACFG 00000000
0xB0849C20- B0857FFE	reserved XXXXXXXX XXXXXXXX	
0xB0858000	reserved XXXXXXXX	PPGGRP16_GCTRL 00000000
0xB0858002- B08583FE	reserved XXXXXXXX XXXXXXXX	
0xB0858400	reserved XXXXXXXX	PPGGRP17_GCTRL 00000000
0xB0858402- B085BFFE	reserved XXXXXXXX XXXXXXXX	
0xB085C000	reserved XXXXXXXX	PPGGLC1_GCNR 00000000
0xB085C002- B08EFFF	reserved XXXXXXXX XXXXXXXX	
0xB08F0000	BECU1_CTRL 00000000 00000000	
0xB08F0002	BECU1_CTRH 00000000 00000000	
0xB08F0004	BECU1_ADDRL 00000000 00000000	
0xB08F0006	BECU1_ADDRH 00000000 00000000	
0xB08F0008	BECU1_DATALL 00000000 00000000	
0xB08F000A	BECU1_DATA LH 00000000 00000000	
0xB08F000C	BECU1_DATA HL 00000000 00000000	
0xB08F000E	BECU1_DATA HH 00000000 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB08F0010	BECU1_MASTERID 00000000 00000000	
0xB08F0012	BECU1_MIDL XXXXXXXX XXXXXXXX	
0xB08F0014	BECU1_MIDH XXXXXXXX XXXXXXXX	
0xB08F0016	reserved 00000000 00000000	
0xB08F0018	BECU1_NMIEN XXXXXXXX 00000001	
0xB08F001A- B08F83FE	reserved XXXXXXXX XXXXXXXX	
0xB08F8400	RICFG1_CAN0RX 00000000 00000000	
0xB08F8402- B08F841E	reserved XXXXXXXX XXXXXXXX	
0xB08F8420	RICFG1_CAN1RX 00000000 00000000	
0xB08F8422- B08F8BFE	reserved XXXXXXXX 00000000	
0xB08F8C00	RICFG1_FRT16TEXT 00000000 00000000	
0xB08F8C02- B08F8C1E	reserved XXXXXXXX 00000000	
0xB08F8C20	RICFG1_FRT17TEXT 00000000 00000000	
0xB08F8C22- B08F8C3E	reserved XXXXXXXX 00000000	
0xB08F8C40	RICFG1_FRT18TEXT 00000000 00000000	
0xB08F8C42- B08F8C5E	reserved XXXXXXXX 00000000	
0xB08F8C60	RICFG1_FRT19TEXT 00000000 00000000	



**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB08F8C62- B08F903E	reserved XXXXXXXX 00000000	
0xB08F9040	RICFG1_ICU18IN0 00000000 XXXXXXXX	
0xB08F9042	RICFG1_ICU18IN1 00000000 XXXXXXXX	
0xB08F9044	RICFG1_ICU18FRTSEL XXXXXXXX 00000000	
0xB08F9046- B08F905E	reserved XXXXXXXX 00000000	
0xB08F9060	RICFG1_ICU19IN0 00000000 XXXXXXXX	
0xB08F9062	RICFG1_ICU19IN1 00000000 XXXXXXXX	
0xB08F9064	RICFG1_ICU19FRTSEL XXXXXXXX 00000000	
0xB08F9066- B08F93FE	reserved XXXXXXXX 00000000	
0xB08F9400	RICFG1_OCU16OTD0GATE XXXXXXXX 00000000	
0xB08F9402	RICFG1_OCU16OTD0GM XXXXXXXX 00000000	
0xB08F9404	RICFG1_OCU16OTD1GATE XXXXXXXX 00000000	
0xB08F9406	RICFG1_OCU16OTD1GM XXXXXXXX 00000000	
0xB08F9408- B08F941E	reserved XXXXXXXX 00000000	
0xB08F9420	RICFG1_OCU17CMP0EXT XXXXXXXX 00000000	
0xB08F9422	RICFG1_OCU17FRTSEL XXXXXXXX 00000000	
0xB08F9424	RICFG1_OCU17OTD0GATE XXXXXXXX 00000000	

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB08F9426		RICFG1_OCU17OTD0GM XXXXXXXX 00000000
0xB08F9428		RICFG1_OCU17OTD1GATE XXXXXXXX 00000000
0xB08F942A		RICFG1_OCU17OTD1GM XXXXXXXX 00000000
0xB08F942C- B08F9BFE		reserved XXXXXXXX 00000000
0xB08F9C00		RICFG1_USART6SCKI 00000000 XXXXXXXX
0xB08F9C02		RICFG1_USART6SIN 00000000 XXXXXXXX
0xB08F9C04- B08FA3FE		reserved XXXXXXXX 00000000
0xB08FA400		RICFG1_PPG64PPGAGATE XXXXXXXX 00000000
0xB08FA402		RICFG1_PPG64PPGAGM XXXXXXXX 00000000
0xB08FA404		RICFG1_PPG64PPGBGATE XXXXXXXX 00000000
0xB08FA406		RICFG1_PPG64PPGBGM XXXXXXXX 00000000
0xB08FA408- B08FA41E		reserved XXXXXXXX 00000000
0xB08FA420		RICFG1_PPG65PPGAGATE XXXXXXXX 00000000
0xB08FA422		RICFG1_PPG65PPGAGM XXXXXXXX 00000000
0xB08FA424		RICFG1_PPG65PPGBGATE XXXXXXXX 00000000
0xB08FA426		RICFG1_PPG65PPGBGM XXXXXXXX 00000000
0xB08FA428- B08FA43E		reserved XXXXXXXX 00000000

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB08FA440		RICFG1_PPG66PPGAGATE XXXXXXXX 00000000
0xB08FA442		RICFG1_PPG66PPGAGM XXXXXXXX 00000000
0xB08FA444		RICFG1_PPG66PPGBGATE XXXXXXXX 00000000
0xB08FA446		RICFG1_PPG66PPGBGM XXXXXXXX 00000000
0xB08FA448- B08FA45E		reserved XXXXXXXX 00000000
0xB08FA460		RICFG1_PPG67PPGAGATE XXXXXXXX 00000000
0xB08FA462		RICFG1_PPG67PPGAGM XXXXXXXX 00000000
0xB08FA464		RICFG1_PPG67PPGBGATE XXXXXXXX 00000000
0xB08FA466		RICFG1_PPG67PPGBGM XXXXXXXX 00000000
0xB08FA468- B08FA47E		reserved XXXXXXXX 00000000
0xB08FA480		RICFG1_PPG68PPGAGATE XXXXXXXX 00000000
0xB08FA482		RICFG1_PPG68PPGAGM XXXXXXXX 00000000
0xB08FA484		RICFG1_PPG68PPGBGATE XXXXXXXX 00000000
0xB08FA486		RICFG1_PPG68PPGBGM XXXXXXXX 00000000
0xB08FA488- B08FA49E		reserved XXXXXXXX 00000000
0xB08FA4A0		RICFG1_PPG69PPGAGATE XXXXXXXX 00000000
0xB08FA4A2		RICFG1_PPG69PPGAGM XXXXXXXX 00000000

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB08FA4A4		RICFG1_PPG69PPGBGATE XXXXXXXX 00000000
0xB08FA4A6		RICFG1_PPG69PPGBGM XXXXXXXX 00000000
0xB08FA4A8- B08FA4BE		reserved XXXXXXXX 00000000
0xB08FA4C0		RICFG1_PPG70PPGAGATE XXXXXXXX 00000000
0xB08FA4C2		RICFG1_PPG70PPGAGM XXXXXXXX 00000000
0xB08FA4C4		RICFG1_PPG70PPGBGATE XXXXXXXX 00000000
0xB08FA4C6		RICFG1_PPG70PPGBGM XXXXXXXX 00000000
0xB08FA4C8- B08FA4DE		reserved XXXXXXXX 00000000
0xB08FA4E0		RICFG1_PPG71PPGAGATE XXXXXXXX 00000000
0xB08FA4E2		RICFG1_PPG71PPGAGM XXXXXXXX 00000000
0xB08FA4E4		RICFG1_PPG71PPGBGATE XXXXXXXX 00000000
0xB08FA4E6		RICFG1_PPG71PPGBGM XXXXXXXX 00000000
0xB08FA4E8- B08FABFE		reserved XXXXXXXX 00000000
0xB08FAC00		RICFG1_PPGGRP16ETRG0 XXXXXXXX 00000000
0xB08FAC02		RICFG1_PPGGRP16ETRG1 XXXXXXXX 00000000
0xB08FAC04		RICFG1_PPGGRP16ETRG2 XXXXXXXX 00000000
0xB08FAC06		RICFG1_PPGGRP16ETRG3 XXXXXXXX 00000000

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB08FAC08		RICFG1_PPGGRP16RLTTRG1 XXXXXXXX 00000000
0xB08FAC0A- B08FAC1E		reserved XXXXXXXX 00000000
0xB08FAC20		RICFG1_PPGGRP17ETRG0 XXXXXXXX 00000000
0xB08FAC22		RICFG1_PPGGRP17ETRG1 XXXXXXXX 00000000
0xB08FAC24		RICFG1_PPGGRP17ETRG2 XXXXXXXX 00000000
0xB08FAC26		RICFG1_PPGGRP17ETRG3 XXXXXXXX 00000000
0xB08FAC28		RICFG1_PPGGRP17RLTTRG1 XXXXXXXX 00000000
0xB08FAC2A- B08FFC02		reserved XXXXXXXX XXXXXXXX
0xB08FFC04		BSU1_BTSTL 00000000 00000000
0xB08FFC06		BSU1_BTSTH 00000000 00000000
0xB08FFC08- B08FFC0E		reserved XXXXXXXX XXXXXXXX
0xB08FFC10		BSU1_PEN0L XXXXXXXX 00000000
0xB08FFC12		reserved XXXXXXXX XXXXXXXX
0xB08FFC14		BSU1_PEN1L XXXXXXXX 00000000
0xB08FFC16		reserved XXXXXXXX XXXXXXXX
0xB08FFC18		BSU1_PEN2L XXXXXXXX 00000000
0xB08FFC1A		reserved XXXXXXXX XXXXXXXX

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB08FFC1C		BSU1_PEN3L 00000000 00000000
0xB08FFC1E		reserved XXXXXXXX XXXXXXXX
0xB08FFC20		BSU1_PEN4L 00000000 00000000
0xB08FFC22		reserved XXXXXXXX XXXXXXXX
0xB08FFC24		BSU1_PEN5L 00000000 00000000
0xB08FFC26		reserved XXXXXXXX XXXXXXXX
0xB08FFC28		BSU1_PEN6L XXXXXXXX 00000000
0xB08FFC2A		reserved XXXXXXXX XXXXXXXX
0xB08FFC2C		BSU1_PEN7L XXXXXXXX 00000000
0xB08FFC2E		reserved XXXXXXXX XXXXXXXX
0xB08FFC30		BSU1_PEN8L XXXXXXXX 00000000
0xB08FFC32		reserved XXXXXXXX XXXXXXXX
0xB08FFC34		BSU1_PEN9L 00000000 00000000
0xB08FFC36		BSU1_PEN9H 00000000 00000000
0xB08FFC38		BSU1_PEN10L 00000000 00000000
0xB08FFC3A		BSU1_PEN10H 00000000 00000000
0xB08FFC3C		BSU1_PEN11L 00000000 00000000

**Table 40. Memory Layout of PERI1\_RBUS Registers (Continued)**

Offset	+1	+0
0xB08FFC3E	BSU1_PEN11H XXXXXXXX 00000000	
0xB08FFC40- B09FFFE	reserved XXXXXXXX XXXXXXXX	

**Table 41. Memory Layout of PERI3\_ERBUS Registers**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0A00000	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00008	PPU0_PRS3 00000000 00000000 00000000 00000000				PPU0_PRS2 00000000 00000000 00000000 00000000			
0xB0A00010	PPU0_PRS5 00000000 00000000 00000000 00000000				PPU0_PRS4 00000000 00000000 00000000 00000000			
0xB0A00018	PPU0_PRS7 00000000 00000000 00000000 00000000				PPU0_PRS6 00000000 00000000 00000000 00000000			
0xB0A00020	PPU0_PRS9 00000000 00000000 00000000 00000000				PPU0_PRS8 00000000 00000000 00000000 00000000			
0xB0A00028	PPU0_PRS11 00000000 00000000 00000000 00000000				PPU0_PRS10 00000000 00000000 00000000 00000000			
0xB0A00030	PPU0_PRS13 00000000 00000000 00000000 00000000				PPU0_PRS12 00000000 00000000 00000000 00000000			
0xB0A00038 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A00048	PPU0_PAS3 00000000 00000000 00000000 00000000				PPU0_PAS2 00000000 00000000 00000000 00000000			
0xB0A00050	PPU0_PAS5 00000000 00000000 00000000 00000000				PPU0_PAS4 00000000 00000000 00000000 00000000			
0xB0A00058	PPU0_PAS7 00000000 00000000 00000000 00000000				PPU0_PAS6 00000000 00000000 00000000 00000000			
0xB0A00060	PPU0_PAS9 00000000 00000000 00000000 00000000				PPU0_PAS8 00000000 00000000 00000000 00000000			
0xB0A00068	PPU0_PAS11 00000000 00000000 00000000 00000000				PPU0_PAS10 00000000 00000000 00000000 00000000			

**Table 41. Memory Layout of PERI3\_ERBUS Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0A00070	PPU0_PAS13 00000000 00000000 00000000 00000000				PPU0_PAS12 00000000 00000000 00000000 00000000			
0xB0A00078	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00080	PPU0_GAS1 00000000 00000000 00000000 00000000				PPU0_GAS0 00000000 00000000 00000000 00000000			
0xB0A00088	PPU0_GAS3 00000000 00000000 00000000 00000000				PPU0_GAS2 00000000 00000000 00000000 00000000			
0xB0A00090	PPU0_GAS5 00000000 00000000 00000000 00000000				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00098	PPU0_GAS7 00000000 00000000 00000000 00000000				PPU0_GAS6 00000000 00000000 00000000 00000000			
0xB0A000A0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A000A8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A000B0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A000B8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A000C0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A000C8	PPU0_PRC3 00000000 00000000 00000000 00000000				PPU0_PRC2 00000000 00000000 00000000 00000000			
0xB0A000D0	PPU0_PRC5 00000000 00000000 00000000 00000000				PPU0_PRC4 00000000 00000000 00000000 00000000			
0xB0A000D8	PPU0_PRC7 00000000 00000000 00000000 00000000				PPU0_PRC6 00000000 00000000 00000000 00000000			
0xB0A000E0	PPU0_PRC9 00000000 00000000 00000000 00000000				PPU0_PRC8 00000000 00000000 00000000 00000000			
0xB0A000E8	PPU0_PRC11 00000000 00000000 00000000 00000000				PPU0_PRC10 00000000 00000000 00000000 00000000			
0xB0A000F0	PPU0_PRC13 00000000 00000000 00000000 00000000				PPU0_PRC12 00000000 00000000 00000000 00000000			



**Table 41. Memory Layout of PERI3\_ERBUS Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0A000F8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00100	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00108	PPU0_PAC3 00000000 00000000 00000000 00000000				PPU0_PAC2 00000000 00000000 00000000 00000000			
0xB0A00110	PPU0_PAC5 00000000 00000000 00000000 00000000				PPU0_PAC4 00000000 00000000 00000000 00000000			
0xB0A00118	PPU0_PAC7 00000000 00000000 00000000 00000000				PPU0_PAC6 00000000 00000000 00000000 00000000			
0xB0A00120	PPU0_PAC9 00000000 00000000 00000000 00000000				PPU0_PAC8 00000000 00000000 00000000 00000000			
0xB0A00128	PPU0_PAC11 00000000 00000000 00000000 00000000				PPU0_PAC10 00000000 00000000 00000000 00000000			
0xB0A00130	PPU0_PAC13 00000000 00000000 00000000 00000000				PPU0_PAC12 00000000 00000000 00000000 00000000			
0xB0A00138	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00140	PPU0_GAC1 00000000 00000000 00000000 00000000				PPU0_GAC0 00000000 00000000 00000000 00000000			
0xB0A00148	PPU0_GAC3 00000000 00000000 00000000 00000000				PPU0_GAC2 00000000 00000000 00000000 00000000			
0xB0A00150	PPU0_GAC5 00000000 00000000 00000000 00000000				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00158	PPU0_GAC7 00000000 00000000 00000000 00000000				PPU0_GAC6 00000000 00000000 00000000 00000000			
0xB0A00160	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00168	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00170	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00178	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 41. Memory Layout of PERI3\_ERBUS Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0A00180	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00188	PPU0_PR3 00000000 00000000 00000000 00000000				PPU0_PR2 00000000 00000000 00000000 00000000			
0xB0A00190	PPU0_PR5 00000000 00000000 00000000 00000000				PPU0_PR4 00000000 00000000 00000000 00000000			
0xB0A00198	PPU0_PR7 00000000 00000000 00000000 00000000				PPU0_PR6 00000000 00000000 00000000 00000000			
0xB0A001A0	PPU0_PR9 00000000 00000000 00000000 00000000				PPU0_PR8 00000000 00000000 00000000 00000000			
0xB0A001A8	PPU0_PR11 00000000 00000000 00000000 00000000				PPU0_PR10 00000000 00000000 00000000 00000000			
0xB0A001B0	PPU0_PR13 00000000 00000000 00000000 00000000				PPU0_PR12 00000000 00000000 00000000 00000000			
0xB0A001B8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A001C0	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A001C8	PPU0_PA3 00000000 00000000 00000000 00000000				PPU0_PA2 00000000 00000000 00000000 00000000			
0xB0A001D0	PPU0_PA5 00000000 00000000 00000000 00000000				PPU0_PA4 00000000 00000000 00000000 00000000			
0xB0A001D8	PPU0_PA7 00000000 00000000 00000000 00000000				PPU0_PA6 00000000 00000000 00000000 00000000			
0xB0A001E0	PPU0_PA9 00000000 00000000 00000000 00000000				PPU0_PA8 00000000 00000000 00000000 00000000			
0xB0A001E8	PPU0_PA11 00000000 00000000 00000000 00000000				PPU0_PA10 00000000 00000000 00000000 00000000			
0xB0A001F0	PPU0_PA13 00000000 00000000 00000000 00000000				PPU0_PA12 00000000 00000000 00000000 00000000			
0xB0A001F8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00200	PPU0_GA1 00000000 00000000 00000000 00000000				PPU0_GA0 00000000 00000000 00000000 00000000			

**Table 41. Memory Layout of PERI3\_ERBUS Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0A00208	PPU0_GA3 00000000 00000000 00000000 00000000				PPU0_GA2 00000000 00000000 00000000 00000000			
0xB0A00210	PPU0_GA5 00000000 00000000 00000000 00000000				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00218	PPU0_GA7 00000000 00000000 00000000 00000000				PPU0_GA6 00000000 00000000 00000000 00000000			
0xB0A00220	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00228	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00230	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00238	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A00240	read0 00000000 00000000 00000000 00000000				PPU0_UNLOCK 00000000 00000000 00000000 00000000			
0xB0A00248	PPU0_CTR 00000000 00000001 00000000 00000000				PPU0_ST 00000000 00000000 00000001 00000001			
0xB0A00250 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A08000	GPIO_POSR0 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08008	GPIO_POCR0 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08010	GPIO_DDSR0 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08018	GPIO_DDCR0 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08020	GPIO_POSR1 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08028	GPIO_POCR1 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08030	GPIO_DDSR1 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							

**Table 41. Memory Layout of PERI3\_ERBUS Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0A08038	GPIO_DDCR1 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08040	GPIO_POSR2 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08048	GPIO_POCR2 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08050	GPIO_DDSR2 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08058	GPIO_DDCR2 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08060	GPIO_POSR3 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08068	GPIO_POCR3 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08070	GPIO_DDSR3 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08078	GPIO_DDCR3 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08080 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A08200	GPIO_PODR0 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08208	GPIO_DDR0 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08210	GPIO_PODR1 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08218	GPIO_DDR1 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08220	GPIO_PODR2 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08228	GPIO_DDR2 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08230	GPIO_PODR3 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							

Table 41. Memory Layout of PERI3\_ERBUS Registers (Continued)

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0A08238	GPIO_DDR3 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08240 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A08300	GPIO_PIDR0 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A08308	GPIO_PIDR1 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A08310	GPIO_PIDR2 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A08318	GPIO_PIDR3 XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A08320 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A08380	GPIO_PPER0 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08388	GPIO_PPER1 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08390	GPIO_PPER2 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A08398	GPIO_PPER3 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000							
0xB0A083A0 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A10000	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT0_DMACFG 00000000 00000000 00000000 00000000			
0xB0A10008	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT0_TMCSR 00000000 00000000 00000000 00000000			
0xB0A10010	RLT0_TMR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT0_TMRLR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A10018 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A10400	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT1_DMACFG 00000000 00000000 00000000 00000000			

**Table 41. Memory Layout of PERI3\_ERBUS Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0A10408	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT1_TMCSR 00000000 00000000 00000000 00000000			
0xB0A10410	RLT1_TMR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT1_TMRLR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A10418 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A10800	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT2_DMACFG 00000000 00000000 00000000 00000000			
0xB0A10808	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT2_TMCSR 00000000 00000000 00000000 00000000			
0xB0A10810	RLT2_TMR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT2_TMRLR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A10818 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A10C00	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT3_DMACFG 00000000 00000000 00000000 00000000			
0xB0A10C08	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT3_TMCSR 00000000 00000000 00000000 00000000			
0xB0A10C10	RLT3_TMR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT3_TMRLR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A10C18 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A11000	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT4_DMACFG 00000000 00000000 00000000 00000000			
0xB0A11008	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT4_TMCSR 00000000 00000000 00000000 00000000			
0xB0A11010	RLT4_TMR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT4_TMRLR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A11018- B0A113F8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A11400	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT5_DMACFG 00000000 00000000 00000000 00000000			
0xB0A11408	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT5_TMCSR 00000000 00000000 00000000 00000000			

**Table 41. Memory Layout of PERI3\_ERBUS Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0A11410	RLT5_TMR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT5_TMRLR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A11418- B0A117F8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A11800	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT6_DMACFG 00000000 00000000 00000000 00000000			
0xB0A11808	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT6_TMCSR 00000000 00000000 00000000 00000000			
0xB0A11810	RLT6_TMR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT6_TMRLR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A11818- B0A11BF8	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A11C00	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT7_DMACFG 00000000 00000000 00000000 00000000			
0xB0A11C08	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT7_TMCSR 00000000 00000000 00000000 00000000			
0xB0A11C10	RLT7_TMR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT7_TMRLR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A11C18 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A12000	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT8_DMACFG 00000000 00000000 00000000 00000000			
0xB0A12008	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT8_TMCSR 00000000 00000000 00000000 00000000			
0xB0A12010	RLT8_TMR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT8_TMRLR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0A12018 -	reserved 00000000 00000000 00000000 00000000 00000000 00000000 00000000 0000000X							
0xB0A12400	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT9_DMACFG 00000000 00000000 00000000 00000000			
0xB0A12408	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT9_TMCSR 00000000 00000000 00000000 00000000			
0xB0A12410	RLT9_TMR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				RLT9_TMRLR XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 41. Memory Layout of PERI3\_ERBUS Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0A12418 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0A20000	UDC0_ECC1 00000000 00000000		UDC0_CC1 00000000 00000000		UDC0_ECC0 00000000 00000000		UDC0_CC0 00000000 00000000	
0xB0A20008	UDC0_TGL1 00000000 00000000		UDC0_TGL0 00000000 00000000		UDC0_CS1 00000000 00000000		UDC0_CS0 00000000 00000000	
0xB0A20010	UDC0_RC 00000000 00000000 00000000 00000000				UDC0_CR 00000000 00000000 00000000 00000000			
0xB0A20018	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				reserved XXXXXXXX XXXXXXXX		UDC0_DBG 00000000 00000000	
0xB0A20020 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AF0000	BECU3_ADDRH 00000000 00000000		BECU3_ADDRL 00000000 00000000		BECU3_CTRH 00000000 00000000		BECU3_CTRL 00000000 00000000	
0xB0AF0008	BECU3_DATAHH 00000000 00000000		BECU3_DATAHL 00000000 00000000		BECU3_DATA LH 00000000 00000000		BECU3_DATALL 00000000 00000000	
0xB0AF0010	reserved 00000000 00000000		BECU3_MIDH XXXXXXXX XXXXXXXX		BECU3_MIDL XXXXXXXX XXXXXXXX		BECU3_MASTERID 00000000 00000000	
0xB0AF0018	reserved 00000000 00000000		reserved 00000000 00000000		reserved 00000000 00000000		BECU3_NMIEN 00000000 00000001	
0xB0AF0020 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AF8800	reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		RICFG3_RLT0TIN 00000000 00000000	
0xB0AF8808 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AF8820	reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		RICFG3_RLT1TIN 00000000 00000000	
0xB0AF8828 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AF8840	reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		RICFG3_RLT2TIN 00000000 00000000	
0xB0AF8848 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							



**Table 41. Memory Layout of PERI3\_ERBUS Registers (Continued)**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0AF8860	reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		RICFG3_RLT3TIN 00000000 00000000	
0xB0AF8868 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AF8880	reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		RICFG3_RLT4TIN 00000000 00000000	
0xB0AF8888 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AF88A0	reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		RICFG3_RLT5TIN 00000000 00000000	
0xB0AF88A8 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AF88C0	reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		RICFG3_RLT6TIN 00000000 00000000	
0xB0AF88C8 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AF88E0	reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		RICFG3_RLT7TIN 00000000 00000000	
0xB0AF88E8 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AF8900	reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		RICFG3_RLT8TIN 00000000 00000000	
0xB0AF8908 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AF8920	reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		reserved XXXXXXXX XXXXXXXX		RICFG3_RLT9TIN 00000000 00000000	
0xB0AF8928 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AF9000	reserved XXXXXXXX XXXXXXXX		RICFG3_UDC0AIN1 00000000 00000000		reserved XXXXXXXX XXXXXXXX		RICFG3_UDC0AIN0 00000000 00000000	
0xB0AF9008	reserved XXXXXXXX XXXXXXXX		RICFG3_UDC0BIN1 00000000 00000000		reserved XXXXXXXX XXXXXXXX		RICFG3_UDC0BIN0 00000000 00000000	
0xB0AF9010	reserved XXXXXXXX XXXXXXXX		RICFG3_UDC0ZIN1 00000000 00000000		reserved XXXXXXXX XXXXXXXX		RICFG3_UDC0ZIN0 00000000 00000000	

Table 41. Memory Layout of PERI3\_ERBUS Registers (Continued)

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0AF9018 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AFFC00	BSU3_BTST 00000000 00000000 00000000 00000000				reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0AFFC08 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							
0xB0AFFC18	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				BSU3_PEN2 00000000 00000000 00000000 00000000			
0xB0AFFC20	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX				BSU3_PEN4 00000000 00000000 00000000 00000000			
0xB0AFFC28 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							

**Table 42. Memory Layout of PERI4\_SLAVE Registers**

Offset	+3	+2	+1	+0
0xB0B00000 - B0B1FFFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0B20000	I2S0_RXFDAT0 00000000 00000000 00000000 00000000			
0xB0B20004	I2S0_RXFDAT1 00000000 00000000 00000000 00000000			
0xB0B20008	I2S0_RXFDAT2 00000000 00000000 00000000 00000000			
0xB0B2000C	I2S0_RXFDAT3 00000000 00000000 00000000 00000000			
0xB0B20010	I2S0_RXFDAT4 00000000 00000000 00000000 00000000			
0xB0B20014	I2S0_RXFDAT5 00000000 00000000 00000000 00000000			
0xB0B20018	I2S0_RXFDAT6 00000000 00000000 00000000 00000000			
0xB0B2001C	I2S0_RXFDAT7 00000000 00000000 00000000 00000000			
0xB0B20020	I2S0_RXFDAT8 00000000 00000000 00000000 00000000			
0xB0B20024	I2S0_RXFDAT9 00000000 00000000 00000000 00000000			
0xB0B20028	I2S0_RXFDAT10 00000000 00000000 00000000 00000000			
0xB0B2002C	I2S0_RXFDAT11 00000000 00000000 00000000 00000000			
0xB0B20030	I2S0_RXFDAT12 00000000 00000000 00000000 00000000			
0xB0B20034	I2S0_RXFDAT13 00000000 00000000 00000000 00000000			
0xB0B20038	I2S0_RXFDAT14 00000000 00000000 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B2003C	I2S0_RXFDAT15 00000000 00000000 00000000 00000000			
0xB0B20040	I2S0_TXFDAT0 00000000 00000000 00000000 00000000			
0xB0B20044	I2S0_TXFDAT1 00000000 00000000 00000000 00000000			
0xB0B20048	I2S0_TXFDAT2 00000000 00000000 00000000 00000000			
0xB0B2004C	I2S0_TXFDAT3 00000000 00000000 00000000 00000000			
0xB0B20050	I2S0_TXFDAT4 00000000 00000000 00000000 00000000			
0xB0B20054	I2S0_TXFDAT5 00000000 00000000 00000000 00000000			
0xB0B20058	I2S0_TXFDAT6 00000000 00000000 00000000 00000000			
0xB0B2005C	I2S0_TXFDAT7 00000000 00000000 00000000 00000000			
0xB0B20060	I2S0_TXFDAT8 00000000 00000000 00000000 00000000			
0xB0B20064	I2S0_TXFDAT9 00000000 00000000 00000000 00000000			
0xB0B20068	I2S0_TXFDAT10 00000000 00000000 00000000 00000000			
0xB0B2006C	I2S0_TXFDAT11 00000000 00000000 00000000 00000000			
0xB0B20070	I2S0_TXFDAT12 00000000 00000000 00000000 00000000			
0xB0B20074	I2S0_TXFDAT13 00000000 00000000 00000000 00000000			
0xB0B20078	I2S0_TXFDAT14 00000000 00000000 00000000 00000000			
0xB0B2007C	I2S0_TXFDAT15 00000000 00000000 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B20080	I2S0_CNTREG 00000000 00000000 00000000 01100000			
0xB0B20084	I2S0_MCR0REG 00000000 00000000 00000000 00000000			
0xB0B20088	I2S0_MCR1REG 00000000 00000000 00000000 00000000			
0xB0B2008C	I2S0_MCR2REG 00000000 00000000 00000000 00000000			
0xB0B20090	I2S0_OPRREG 00000000 00000000 00000000 00000000			
0xB0B20094	I2S0_SRST 00000000 00000000 00000000 00000000			
0xB0B20098	I2S0_INTCNT 01111111 00111111 00000000 00000000			
0xB0B2009C	I2S0_STATUS 00000000 00000000 00000000 00000000			
0xB0B200A0	I2S0_DMAACT 00000000 00000000 00000000 00000000			
0xB0B200A4	I2S0_DEBUG 00000000 00000000 00000000 00000000			
0xB0B200A8	I2S0_MIDREG 00000000 00000000 00000000 00000000			
0xB0B200AC- B0B203FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0B20400	I2S1_RXFDAT0 00000000 00000000 00000000 00000000			
0xB0B20404	I2S1_RXFDAT1 00000000 00000000 00000000 00000000			
0xB0B20408	I2S1_RXFDAT2 00000000 00000000 00000000 00000000			
0xB0B2040C	I2S1_RXFDAT3 00000000 00000000 00000000 00000000			
0xB0B20410	I2S1_RXFDAT4 00000000 00000000 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B20414	I2S1_RXFDAT5 00000000 00000000 00000000 00000000			
0xB0B20418	I2S1_RXFDAT6 00000000 00000000 00000000 00000000			
0xB0B2041C	I2S1_RXFDAT7 00000000 00000000 00000000 00000000			
0xB0B20420	I2S1_RXFDAT8 00000000 00000000 00000000 00000000			
0xB0B20424	I2S1_RXFDAT9 00000000 00000000 00000000 00000000			
0xB0B20428	I2S1_RXFDAT10 00000000 00000000 00000000 00000000			
0xB0B2042C	I2S1_RXFDAT11 00000000 00000000 00000000 00000000			
0xB0B20430	I2S1_RXFDAT12 00000000 00000000 00000000 00000000			
0xB0B20434	I2S1_RXFDAT13 00000000 00000000 00000000 00000000			
0xB0B20438	I2S1_RXFDAT14 00000000 00000000 00000000 00000000			
0xB0B2043C	I2S1_RXFDAT15 00000000 00000000 00000000 00000000			
0xB0B20440	I2S1_TXFDAT0 00000000 00000000 00000000 00000000			
0xB0B20444	I2S1_TXFDAT1 00000000 00000000 00000000 00000000			
0xB0B20448	I2S1_TXFDAT2 00000000 00000000 00000000 00000000			
0xB0B2044C	I2S1_TXFDAT3 00000000 00000000 00000000 00000000			
0xB0B20450	I2S1_TXFDAT4 00000000 00000000 00000000 00000000			
0xB0B20454	I2S1_TXFDAT5 00000000 00000000 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B20458	I2S1_TXFDAT6 00000000 00000000 00000000 00000000			
0xB0B2045C	I2S1_TXFDAT7 00000000 00000000 00000000 00000000			
0xB0B20460	I2S1_TXFDAT8 00000000 00000000 00000000 00000000			
0xB0B20464	I2S1_TXFDAT9 00000000 00000000 00000000 00000000			
0xB0B20468	I2S1_TXFDAT10 00000000 00000000 00000000 00000000			
0xB0B2046C	I2S1_TXFDAT11 00000000 00000000 00000000 00000000			
0xB0B20470	I2S1_TXFDAT12 00000000 00000000 00000000 00000000			
0xB0B20474	I2S1_TXFDAT13 00000000 00000000 00000000 00000000			
0xB0B20478	I2S1_TXFDAT14 00000000 00000000 00000000 00000000			
0xB0B2047C	I2S1_TXFDAT15 00000000 00000000 00000000 00000000			
0xB0B20480	I2S1_CNTREG 00000000 00000000 00000000 01100000			
0xB0B20484	I2S1_MCR0REG 00000000 00000000 00000000 00000000			
0xB0B20488	I2S1_MCR1REG 00000000 00000000 00000000 00000000			
0xB0B2048C	I2S1_MCR2REG 00000000 00000000 00000000 00000000			
0xB0B20490	I2S1_OPRREG 00000000 00000000 00000000 00000000			
0xB0B20494	I2S1_SRST 00000000 00000000 00000000 00000000			
0xB0B20498	I2S1_INTCNT 01111111 00111111 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B2049C	I2S1_STATUS 00000000 00000000 00000000 00000000			
0xB0B204A0	I2S1_DMAACT 00000000 00000000 00000000 00000000			
0xB0B204A4	I2S1_DEBUG 00000000 00000000 00000000 00000000			
0xB0B204A8	I2S1_MIDREG 00000000 00000000 00000000 00000000			
0xB0B204AC- B0B2FFFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0B30000	CRC0_POLY 00000100 11000001 00011101 10110111			
0xB0B30004	CRC0_SEED 11111111 11111111 11111111 11111111			
0xB0B30008	CRC0_FXOR 11111111 11111111 11111111 11111111			
0xB0B3000C	CRC0_CFG 00000000 11100000 00000000 00000000			
0xB0B30010	CRC0_WR 00000000 00000000 00000000 00000000			
0xB0B30014	CRC0_RD 00000000 00000000 00000000 00000000			
0xB0B30018- B0B37FFC	reserved 00000000 00000000 00000000 0000000X			
0xB0B38000	SPI0_MCTRL 00000000 00000000 00000000 00000000			
0xB0B38004	SPI0_PCC0 00000000 00000001 00000000 00000000			
0xB0B38008	SPI0_PCC1 00000000 00000001 00000000 00000000			
0xB0B3800C	SPI0_PCC2 00000000 00000001 00000000 00000000			
0xB0B38010	SPI0_PCC3 00000000 00000001 00000000 00000000			



**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B38014	SPI0_TXF 00000000 00000000 00000000 00000000			
0xB0B38018	SPI0_TXE 00000000 00000000 00000000 00000000			
0xB0B3801C	SPI0_TXC 00000000 00000000 00000000 00000000			
0xB0B38020	SPI0_RXF 00000000 00000000 00000000 00000000			
0xB0B38024	SPI0_RXE 00000000 00000000 00000000 00000000			
0xB0B38028	SPI0_RXC 00000000 00000000 00000000 00000000			
0xB0B3802C	SPI0_FAULTF 00000000 00000000 00000000 00000000			
0xB0B38030	SPI0_FAULTC 00000000 00000000 00000000 00000000			
0xB0B38034	read0 00000000 00000000		SPI0_DMDMAEN 00000000	SPI0_DMCFG 00000001
0xB0B38038	SPI0_DMTRP 00000000	SPI0_DMPSEL 00000000	SPI0_DMSTOP 00000000	SPI0_DMSTART 00000000
0xB0B3803C	SPI0_DMBCS 00000000 00000000		SPI0_DMBCC 00000000 00000000	
0xB0B38040	SPI0_DMSTATUS 00000000 00000000 00000000 00000000			
0xB0B38044	read0 00000000 00000000		SPI0_RXBITCNT 00000000	SPI0_TXBITCNT 00000000
0xB0B38048	SPI0_RXSHIFT 00000000 00000000 00000000 00000000			
0xB0B3804C	SPI0_FIFOCFG 00000000 00000000 00000000 01110111			
0xB0B38050	SPI0_TXFIFO0 00000000 00000000 00000000 00000000			
0xB0B38054	SPI0_TXFIFO1 00000000 00000000 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B38058	SPI0_TXFIFO2 00000000 00000000 00000000 00000000			
0xB0B3805C	SPI0_TXFIFO3 00000000 00000000 00000000 00000000			
0xB0B38060	SPI0_TXFIFO4 00000000 00000000 00000000 00000000			
0xB0B38064	SPI0_TXFIFO5 00000000 00000000 00000000 00000000			
0xB0B38068	SPI0_TXFIFO6 00000000 00000000 00000000 00000000			
0xB0B3806C	SPI0_TXFIFO7 00000000 00000000 00000000 00000000			
0xB0B38070	SPI0_TXFIFO8 00000000 00000000 00000000 00000000			
0xB0B38074	SPI0_TXFIFO9 00000000 00000000 00000000 00000000			
0xB0B38078	SPI0_TXFIFO10 00000000 00000000 00000000 00000000			
0xB0B3807C	SPI0_TXFIFO11 00000000 00000000 00000000 00000000			
0xB0B38080	SPI0_TXFIFO12 00000000 00000000 00000000 00000000			
0xB0B38084	SPI0_TXFIFO13 00000000 00000000 00000000 00000000			
0xB0B38088	SPI0_TXFIFO14 00000000 00000000 00000000 00000000			
0xB0B3808C	SPI0_TXFIFO15 00000000 00000000 00000000 00000000			
0xB0B38090	SPI0_RXFIFO0 00000000 00000000 00000000 00000000			
0xB0B38094	SPI0_RXFIFO1 00000000 00000000 00000000 00000000			
0xB0B38098	SPI0_RXFIFO2 00000000 00000000 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B3809C	SPI0_RXFIFO3 00000000 00000000 00000000 00000000			
0xB0B380A0	SPI0_RXFIFO4 00000000 00000000 00000000 00000000			
0xB0B380A4	SPI0_RXFIFO5 00000000 00000000 00000000 00000000			
0xB0B380A8	SPI0_RXFIFO6 00000000 00000000 00000000 00000000			
0xB0B380AC	SPI0_RXFIFO7 00000000 00000000 00000000 00000000			
0xB0B380B0	SPI0_RXFIFO8 00000000 00000000 00000000 00000000			
0xB0B380B4	SPI0_RXFIFO9 00000000 00000000 00000000 00000000			
0xB0B380B8	SPI0_RXFIFO10 00000000 00000000 00000000 00000000			
0xB0B380BC	SPI0_RXFIFO11 00000000 00000000 00000000 00000000			
0xB0B380C0	SPI0_RXFIFO12 00000000 00000000 00000000 00000000			
0xB0B380C4	SPI0_RXFIFO13 00000000 00000000 00000000 00000000			
0xB0B380C8	SPI0_RXFIFO14 00000000 00000000 00000000 00000000			
0xB0B380CC	SPI0_RXFIFO15 00000000 00000000 00000000 00000000			
0xB0B380D0- B0B380F8	reserved 00000000 00000000 00000000 00000000			
0xB0B380FC	SPI0_MID 00000000 00000000 00000000 00000001			
0xB0B38100- B0B383FC	reserved 00000000 00000000 00000000 0000000X			
0xB0B38400	SPI1_MCTRL 00000000 00000000 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B38404	SPI1_PCC0 00000000 00000001 00000000 00000000			
0xB0B38408	SPI1_PCC1 00000000 00000001 00000000 00000000			
0xB0B3840C	SPI1_PCC2 00000000 00000001 00000000 00000000			
0xB0B38410	SPI1_PCC3 00000000 00000001 00000000 00000000			
0xB0B38414	SPI1_TXF 00000000 00000000 00000000 00000000			
0xB0B38418	SPI1_TXE 00000000 00000000 00000000 00000000			
0xB0B3841C	SPI1_TXC 00000000 00000000 00000000 00000000			
0xB0B38420	SPI1_RXF 00000000 00000000 00000000 00000000			
0xB0B38424	SPI1_RXE 00000000 00000000 00000000 00000000			
0xB0B38428	SPI1_RXC 00000000 00000000 00000000 00000000			
0xB0B3842C	SPI1_FAULTF 00000000 00000000 00000000 00000000			
0xB0B38430	SPI1_FAULTC 00000000 00000000 00000000 00000000			
0xB0B38434	read0 00000000 00000000		SPI1_DMDMAEN 00000000	SPI1_DMCFG 00000001
0xB0B38438	SPI1_DMTRP 00000000	SPI1_DMPSEL 00000000	SPI1_DMSTOP 00000000	SPI1_DMSTART 00000000
0xB0B3843C	SPI1_DMBCS 00000000 00000000		SPI1_DMBCS 00000000 00000000	
0xB0B38440	SPI1_DMSTATUS 00000000 00000000 00000000 00000000			
0xB0B38444	read0 00000000 00000000		SPI1_RXBITCNT 00000000	SPI1_TXBITCNT 00000000

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B38448	SPI1_RXSHIFT 00000000 00000000 00000000 00000000			
0xB0B3844C	SPI1_FIFOCFG 00000000 00000000 00000000 01110111			
0xB0B38450	SPI1_TXFIFO0 00000000 00000000 00000000 00000000			
0xB0B38454	SPI1_TXFIFO1 00000000 00000000 00000000 00000000			
0xB0B38458	SPI1_TXFIFO2 00000000 00000000 00000000 00000000			
0xB0B3845C	SPI1_TXFIFO3 00000000 00000000 00000000 00000000			
0xB0B38460	SPI1_TXFIFO4 00000000 00000000 00000000 00000000			
0xB0B38464	SPI1_TXFIFO5 00000000 00000000 00000000 00000000			
0xB0B38468	SPI1_TXFIFO6 00000000 00000000 00000000 00000000			
0xB0B3846C	SPI1_TXFIFO7 00000000 00000000 00000000 00000000			
0xB0B38470	SPI1_TXFIFO8 00000000 00000000 00000000 00000000			
0xB0B38474	SPI1_TXFIFO9 00000000 00000000 00000000 00000000			
0xB0B38478	SPI1_TXFIFO10 00000000 00000000 00000000 00000000			
0xB0B3847C	SPI1_TXFIFO11 00000000 00000000 00000000 00000000			
0xB0B38480	SPI1_TXFIFO12 00000000 00000000 00000000 00000000			
0xB0B38484	SPI1_TXFIFO13 00000000 00000000 00000000 00000000			
0xB0B38488	SPI1_TXFIFO14 00000000 00000000 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B3848C	SPI1_TXFIFO15 00000000 00000000 00000000 00000000			
0xB0B38490	SPI1_RXFIFO0 00000000 00000000 00000000 00000000			
0xB0B38494	SPI1_RXFIFO1 00000000 00000000 00000000 00000000			
0xB0B38498	SPI1_RXFIFO2 00000000 00000000 00000000 00000000			
0xB0B3849C	SPI1_RXFIFO3 00000000 00000000 00000000 00000000			
0xB0B384A0	SPI1_RXFIFO4 00000000 00000000 00000000 00000000			
0xB0B384A4	SPI1_RXFIFO5 00000000 00000000 00000000 00000000			
0xB0B384A8	SPI1_RXFIFO6 00000000 00000000 00000000 00000000			
0xB0B384AC	SPI1_RXFIFO7 00000000 00000000 00000000 00000000			
0xB0B384B0	SPI1_RXFIFO8 00000000 00000000 00000000 00000000			
0xB0B384B4	SPI1_RXFIFO9 00000000 00000000 00000000 00000000			
0xB0B384B8	SPI1_RXFIFO10 00000000 00000000 00000000 00000000			
0xB0B384BC	SPI1_RXFIFO11 00000000 00000000 00000000 00000000			
0xB0B384C0	SPI1_RXFIFO12 00000000 00000000 00000000 00000000			
0xB0B384C4	SPI1_RXFIFO13 00000000 00000000 00000000 00000000			
0xB0B384C8	SPI1_RXFIFO14 00000000 00000000 00000000 00000000			
0xB0B384CC	SPI1_RXFIFO15 00000000 00000000 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B384D0- B0B384F8	reserved 00000000 00000000 00000000 00000000			
0xB0B384FC	SPI1_MID 00000000 00000000 00000000 00000001			
0xB0B38500- B0B387FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0B38800	SPI2_MCTRL 00000000 00000000 00000000 00000000			
0xB0B38804	SPI2_PCC0 00000000 00000001 00000000 00000000			
0xB0B38808	SPI2_PCC1 00000000 00000001 00000000 00000000			
0xB0B3880C	SPI2_PCC2 00000000 00000001 00000000 00000000			
0xB0B38810	SPI2_PCC3 00000000 00000001 00000000 00000000			
0xB0B38814	SPI2_TXF 00000000 00000000 00000000 00000000			
0xB0B38818	SPI2_TXE 00000000 00000000 00000000 00000000			
0xB0B3881C	SPI2_TXC 00000000 00000000 00000000 00000000			
0xB0B38820	SPI2_RXF 00000000 00000000 00000000 00000000			
0xB0B38824	SPI2_RXE 00000000 00000000 00000000 00000000			
0xB0B38828	SPI2_RXC 00000000 00000000 00000000 00000000			
0xB0B3882C	SPI2_FAULTF 00000000 00000000 00000000 00000000			
0xB0B38830	SPI2_FAULTC 00000000 00000000 00000000 00000000			
0xB0B38834	read0 00000000 00000000	SPI2_DMDMAEN 00000000		SPI2_DMCFG 00000001

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B38838	SPI2_DMTRP 00000000	SPI2_DMPSEL 00000000	SPI2_DMSTOP 00000000	SPI2_DMSTART 00000000
0xB0B3883C	SPI2_DMBCS 00000000 00000000		SPI2_DMBCC 00000000 00000000	
0xB0B38840	SPI2_DMSTATUS 00000000 00000000 00000000 00000000			
0xB0B38844	read0 00000000 00000000		SPI2_RXBITCNT 00000000	SPI2_TXBITCNT 00000000
0xB0B38848	SPI2_RXSHIFT 00000000 00000000 00000000 00000000			
0xB0B3884C	SPI2_FIFOCFG 00000000 00000000 00000000 01110111			
0xB0B38850	SPI2_TXFIFO0 00000000 00000000 00000000 00000000			
0xB0B38854	SPI2_TXFIFO1 00000000 00000000 00000000 00000000			
0xB0B38858	SPI2_TXFIFO2 00000000 00000000 00000000 00000000			
0xB0B3885C	SPI2_TXFIFO3 00000000 00000000 00000000 00000000			
0xB0B38860	SPI2_TXFIFO4 00000000 00000000 00000000 00000000			
0xB0B38864	SPI2_TXFIFO5 00000000 00000000 00000000 00000000			
0xB0B38868	SPI2_TXFIFO6 00000000 00000000 00000000 00000000			
0xB0B3886C	SPI2_TXFIFO7 00000000 00000000 00000000 00000000			
0xB0B38870	SPI2_TXFIFO8 00000000 00000000 00000000 00000000			
0xB0B38874	SPI2_TXFIFO9 00000000 00000000 00000000 00000000			
0xB0B38878	SPI2_TXFIFO10 00000000 00000000 00000000 00000000			



**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B3887C	SPI2_TXFIFO11 00000000 00000000 00000000 00000000			
0xB0B38880	SPI2_TXFIFO12 00000000 00000000 00000000 00000000			
0xB0B38884	SPI2_TXFIFO13 00000000 00000000 00000000 00000000			
0xB0B38888	SPI2_TXFIFO14 00000000 00000000 00000000 00000000			
0xB0B3888C	SPI2_TXFIFO15 00000000 00000000 00000000 00000000			
0xB0B38890	SPI2_RXFIFO0 00000000 00000000 00000000 00000000			
0xB0B38894	SPI2_RXFIFO1 00000000 00000000 00000000 00000000			
0xB0B38898	SPI2_RXFIFO2 00000000 00000000 00000000 00000000			
0xB0B3889C	SPI2_RXFIFO3 00000000 00000000 00000000 00000000			
0xB0B388A0	SPI2_RXFIFO4 00000000 00000000 00000000 00000000			
0xB0B388A4	SPI2_RXFIFO5 00000000 00000000 00000000 00000000			
0xB0B388A8	SPI2_RXFIFO6 00000000 00000000 00000000 00000000			
0xB0B388AC	SPI2_RXFIFO7 00000000 00000000 00000000 00000000			
0xB0B388B0	SPI2_RXFIFO8 00000000 00000000 00000000 00000000			
0xB0B388B4	SPI2_RXFIFO9 00000000 00000000 00000000 00000000			
0xB0B388B8	SPI2_RXFIFO10 00000000 00000000 00000000 00000000			
0xB0B388BC	SPI2_RXFIFO11 00000000 00000000 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0B388C0	SPI2_RXFIFO12 00000000 00000000 00000000 00000000			
0xB0B388C4	SPI2_RXFIFO13 00000000 00000000 00000000 00000000			
0xB0B388C8	SPI2_RXFIFO14 00000000 00000000 00000000 00000000			
0xB0B388CC	SPI2_RXFIFO15 00000000 00000000 00000000 00000000			
0xB0B388D0- B0B388F8	reserved 00000000 00000000 00000000 00000000			
0xB0B388FC	SPI2_MID 00000000 00000000 00000000 00000001			
0xB0B38900- B0BF8FFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0BF9000	read0 00000000 00000000	RICFG4_I2S0ECLK 00000000 00000000		
0xB0BF9004	read0 00000000 00000000	RICFG4_I2S0SCKI 00000000 00000000		
0xB0BF9008	read0 00000000 00000000	RICFG4_I2S0SDI 00000000 00000000		
0xB0BF900C	read0 00000000 00000000	RICFG4_I2S0WSI 00000000 00000000		
0xB0BF9010- B0BF901C	reserved 00000000 00000000 00000000 00000000			
0xB0BF9020	read0 00000000 00000000	RICFG4_I2S1ECLK 00000000 00000000		
0xB0BF9024	read0 00000000 00000000	RICFG4_I2S1SCKI 00000000 00000000		
0xB0BF9028	read0 00000000 00000000	RICFG4_I2S1SDI 00000000 00000000		
0xB0BF902C	read0 00000000 00000000	RICFG4_I2S1WSI 00000000 00000000		
0xB0BF9030- B0BF9BFC	reserved 00000000 00000000 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0BF9C00	read0 00000000 00000000		RICFG4_SPI0CLKI 00000000 00000000	
0xB0BF9C04	read0 00000000 00000000		RICFG4_SPI0DATA0I 00000000 00000000	
0xB0BF9C08	read0 00000000 00000000		RICFG4_SPI0DATA1I 00000000 00000000	
0xB0BF9C0C	read0 00000000 00000000		RICFG4_SPI0DATA2I 00000000 00000000	
0xB0BF9C10	read0 00000000 00000000		RICFG4_SPI0DATA3I 00000000 00000000	
0xB0BF9C14	read0 00000000 00000000		RICFG4_SPI0MSTART 00000000 00000000	
0xB0BF9C18	read0 00000000 00000000		RICFG4_SPI0SSI 00000000 00000000	
0xB0BF9C1C	reserved 00000000 00000000 00000000 00000000			
0xB0BF9C20	read0 00000000 00000000		RICFG4_SPI1CLKI 00000000 00000000	
0xB0BF9C24	read0 00000000 00000000		RICFG4_SPI1DATA0I 00000000 00000000	
0xB0BF9C28	read0 00000000 00000000		RICFG4_SPI1DATA1I 00000000 00000000	
0xB0BF9C2C	read0 00000000 00000000		RICFG4_SPI1DATA2I 00000000 00000000	
0xB0BF9C30	read0 00000000 00000000		RICFG4_SPI1DATA3I 00000000 00000000	
0xB0BF9C34	read0 00000000 00000000		RICFG4_SPI1MSTART 00000000 00000000	
0xB0BF9C38	read0 00000000 00000000		RICFG4_SPI1SSI 00000000 00000000	
0xB0BF9C3C	reserved 00000000 00000000 00000000 00000000			
0xB0BF9C40	read0 00000000 00000000		RICFG4_SPI2CLKI 00000000 00000000	

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0BF9C44	read0 00000000 00000000		RICFG4_SPI2DATA0I 00000000 00000000	
0xB0BF9C48	read0 00000000 00000000		RICFG4_SPI2DATA1I 00000000 00000000	
0xB0BF9C4C	read0 00000000 00000000		RICFG4_SPI2DATA2I 00000000 00000000	
0xB0BF9C50	read0 00000000 00000000		RICFG4_SPI2DATA3I 00000000 00000000	
0xB0BF9C54	read0 00000000 00000000		RICFG4_SPI2MSTART 00000000 00000000	
0xB0BF9C58	read0 00000000 00000000		RICFG4_SPI2SSI 00000000 00000000	
0xB0BF9C5C- B0BFFC00	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0BFFC04	BSU4_BTST 00000000 00000000 00000000 00000000			
0xB0BFFC08- B0BFFC10	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0BFFC14	BSU4_PEN1 00000000 00000000 00000000 00000000			
0xB0BFFC18	BSU4_PEN2 00000000 00000000 00000000 00000000			
0xB0BFFC1C	BSU4_PEN3 00000000 00000000 00000000 00000000			
0xB0BFFC20	BSU4_PEN4 00000000 00000000 00000000 00000000			
0xB0BFFC24	BSU4_PEN5 00000000 00000000 00000000 00000000			
0xB0BFFC28	BSU4_PEN6 00000000 00000000 00000000 00000000			
0xB0BFFC2C	BSU4_PEN7 00000000 00000000 00000000 00000000			
0xB0BFFC30	BSU4_PEN8 00000000 00000000 00000000 00000000			

**Table 42. Memory Layout of PERI4\_SLAVE Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0BFFC34- B0BFFFFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers**

Offset	+3	+2	+1	+0
0xB0C00000	DMA0_A0 00000000 00001111 00000000 00000000			
0xB0C00004	DMA0_B0 00000000 00000000 00110011 01111111			
0xB0C00008	DMA0_SA0 00000000 00000000 00000000 00000000			
0xB0C0000C	DMA0_DA0 00000000 00000000 00000000 00000000			
0xB0C00010	DMA0_C0 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00014	DMA0_D0 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00018	DMA0_SASHDW0 00000000 00000000 00000000 00000000			
0xB0C0001C	DMA0_DASHDW0 00000000 00000000 00000000 00000000			
0xB0C00020- B0C0003C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00040	DMA0_A1 00000000 00001111 00000000 00000000			
0xB0C00044	DMA0_B1 00000000 00000000 00110011 01111111			
0xB0C00048	DMA0_SA1 00000000 00000000 00000000 00000000			
0xB0C0004C	DMA0_DA1 00000000 00000000 00000000 00000000			
0xB0C00050	DMA0_C1 XXXXXXXX XXXXXXXX 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00054	DMA0_D1 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00058	DMA0_SASHDW1 00000000 00000000 00000000 00000000			
0xB0C0005C	DMA0_DASHDW1 00000000 00000000 00000000 00000000			
0xB0C00060- B0C0007C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00080	DMA0_A2 00000000 00001111 00000000 00000000			
0xB0C00084	DMA0_B2 00000000 00000000 00110011 01111111			
0xB0C00088	DMA0_SA2 00000000 00000000 00000000 00000000			
0xB0C0008C	DMA0_DA2 00000000 00000000 00000000 00000000			
0xB0C00090	DMA0_C2 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00094	DMA0_D2 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00098	DMA0_SASHDW2 00000000 00000000 00000000 00000000			
0xB0C0009C	DMA0_DASHDW2 00000000 00000000 00000000 00000000			
0xB0C000A0- B0C000BC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C000C0	DMA0_A3 00000000 00001111 00000000 00000000			
0xB0C000C4	DMA0_B3 00000000 00000000 00110011 01111111			
0xB0C000C8	DMA0_SA3 00000000 00000000 00000000 00000000			
0xB0C000CC	DMA0_DA3 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C000D0	DMA0_C3 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C000D4	DMA0_D3 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C000D8	DMA0_SASHDW3 00000000 00000000 00000000 00000000			
0xB0C000DC	DMA0_DASHDW3 00000000 00000000 00000000 00000000			
0xB0C000E0- B0C000FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00100	DMA0_A4 00000000 00001111 00000000 00000000			
0xB0C00104	DMA0_B4 00000000 00000000 00110011 01111111			
0xB0C00108	DMA0_SA4 00000000 00000000 00000000 00000000			
0xB0C0010C	DMA0_DA4 00000000 00000000 00000000 00000000			
0xB0C00110	DMA0_C4 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00114	DMA0_D4 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00118	DMA0_SASHDW4 00000000 00000000 00000000 00000000			
0xB0C0011C	DMA0_DASHDW4 00000000 00000000 00000000 00000000			
0xB0C00120- B0C0013C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00140	DMA0_A5 00000000 00001111 00000000 00000000			
0xB0C00144	DMA0_B5 00000000 00000000 00110011 01111111			
0xB0C00148	DMA0_SA5 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C0014C	DMA0_DA5 00000000 00000000 00000000 00000000			
0xB0C00150	DMA0_C5 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00154	DMA0_D5 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00158	DMA0_SASHDW5 00000000 00000000 00000000 00000000			
0xB0C0015C	DMA0_DASHDW5 00000000 00000000 00000000 00000000			
0xB0C00160- B0C0017C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00180	DMA0_A6 00000000 00001111 00000000 00000000			
0xB0C00184	DMA0_B6 00000000 00000000 00110011 01111111			
0xB0C00188	DMA0_SA6 00000000 00000000 00000000 00000000			
0xB0C0018C	DMA0_DA6 00000000 00000000 00000000 00000000			
0xB0C00190	DMA0_C6 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00194	DMA0_D6 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00198	DMA0_SASHDW6 00000000 00000000 00000000 00000000			
0xB0C0019C	DMA0_DASHDW6 00000000 00000000 00000000 00000000			
0xB0C001A0- B0C001BC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C001C0	DMA0_A7 00000000 00001111 00000000 00000000			
0xB0C001C4	DMA0_B7 00000000 00000000 00110011 01111111			



**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C001C8	DMA0_SA7 00000000 00000000 00000000 00000000			
0xB0C001CC	DMA0_DA7 00000000 00000000 00000000 00000000			
0xB0C001D0	DMA0_C7 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C001D4	DMA0_D7 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C001D8	DMA0_SASHDW7 00000000 00000000 00000000 00000000			
0xB0C001DC	DMA0_DASHDW7 00000000 00000000 00000000 00000000			
0xB0C001E0- B0C001FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00200	DMA0_A8 00000000 00001111 00000000 00000000			
0xB0C00204	DMA0_B8 00000000 00000000 00110011 01111111			
0xB0C00208	DMA0_SA8 00000000 00000000 00000000 00000000			
0xB0C0020C	DMA0_DA8 00000000 00000000 00000000 00000000			
0xB0C00210	DMA0_C8 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00214	DMA0_D8 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00218	DMA0_SASHDW8 00000000 00000000 00000000 00000000			
0xB0C0021C	DMA0_DASHDW8 00000000 00000000 00000000 00000000			
0xB0C00220- B0C0023C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00240	DMA0_A9 00000000 00001111 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00244	DMA0_B9 00000000 00000000 00110011 01111111			
0xB0C00248	DMA0_SA9 00000000 00000000 00000000 00000000			
0xB0C0024C	DMA0_DA9 00000000 00000000 00000000 00000000			
0xB0C00250	DMA0_C9 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00254	DMA0_D9 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00258	DMA0_SASHDW9 00000000 00000000 00000000 00000000			
0xB0C0025C	DMA0_DASHDW9 00000000 00000000 00000000 00000000			
0xB0C00260- B0C0027C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00280	DMA0_A10 00000000 00001111 00000000 00000000			
0xB0C00284	DMA0_B10 00000000 00000000 00110011 01111111			
0xB0C00288	DMA0_SA10 00000000 00000000 00000000 00000000			
0xB0C0028C	DMA0_DA10 00000000 00000000 00000000 00000000			
0xB0C00290	DMA0_C10 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00294	DMA0_D10 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00298	DMA0_SASHDW10 00000000 00000000 00000000 00000000			
0xB0C0029C	DMA0_DASHDW10 00000000 00000000 00000000 00000000			
0xB0C002A0- B0C002BC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C002C0	DMA0_A11 00000000 00001111 00000000 00000000			
0xB0C002C4	DMA0_B11 00000000 00000000 00110011 01111111			
0xB0C002C8	DMA0_SA11 00000000 00000000 00000000 00000000			
0xB0C002CC	DMA0_DA11 00000000 00000000 00000000 00000000			
0xB0C002D0	DMA0_C11 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C002D4	DMA0_D11 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C002D8	DMA0_SASHDW11 00000000 00000000 00000000 00000000			
0xB0C002DC	DMA0_DASHDW11 00000000 00000000 00000000 00000000			
0xB0C002E0- B0C002FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00300	DMA0_A12 00000000 00001111 00000000 00000000			
0xB0C00304	DMA0_B12 00000000 00000000 00110011 01111111			
0xB0C00308	DMA0_SA12 00000000 00000000 00000000 00000000			
0xB0C0030C	DMA0_DA12 00000000 00000000 00000000 00000000			
0xB0C00310	DMA0_C12 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00314	DMA0_D12 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00318	DMA0_SASHDW12 00000000 00000000 00000000 00000000			
0xB0C0031C	DMA0_DASHDW12 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00320- B0C0033C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00340	DMA0_A13 00000000 00001111 00000000 00000000			
0xB0C00344	DMA0_B13 00000000 00000000 00110011 01111111			
0xB0C00348	DMA0_SA13 00000000 00000000 00000000 00000000			
0xB0C0034C	DMA0_DA13 00000000 00000000 00000000 00000000			
0xB0C00350	DMA0_C13 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00354	DMA0_D13 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00358	DMA0_SASHDW13 00000000 00000000 00000000 00000000			
0xB0C0035C	DMA0_DASHDW13 00000000 00000000 00000000 00000000			
0xB0C00360- B0C0037C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00380	DMA0_A14 00000000 00001111 00000000 00000000			
0xB0C00384	DMA0_B14 00000000 00000000 00110011 01111111			
0xB0C00388	DMA0_SA14 00000000 00000000 00000000 00000000			
0xB0C0038C	DMA0_DA14 00000000 00000000 00000000 00000000			
0xB0C00390	DMA0_C14 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00394	DMA0_D14 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00398	DMA0_SASHDW14 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C0039C	DMA0_DASHDW14 00000000 00000000 00000000 00000000			
0xB0C003A0- B0C003BC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C003C0	DMA0_A15 00000000 00001111 00000000 00000000			
0xB0C003C4	DMA0_B15 00000000 00000000 00110011 01111111			
0xB0C003C8	DMA0_SA15 00000000 00000000 00000000 00000000			
0xB0C003CC	DMA0_DA15 00000000 00000000 00000000 00000000			
0xB0C003D0	DMA0_C15 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C003D4	DMA0_D15 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C003D8	DMA0_SASHDW15 00000000 00000000 00000000 00000000			
0xB0C003DC	DMA0_DASHDW15 00000000 00000000 00000000 00000000			
0xB0C003E0- B0C003FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00400	DMA0_A16 00000000 00001111 00000000 00000000			
0xB0C00404	DMA0_B16 00000000 00000000 00110011 01111111			
0xB0C00408	DMA0_SA16 00000000 00000000 00000000 00000000			
0xB0C0040C	DMA0_DA16 00000000 00000000 00000000 00000000			
0xB0C00410	DMA0_C16 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00414	DMA0_D16 00000000 XXXXXXXX 00000000 XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00418	DMA0_SASHDW16 00000000 00000000 00000000 00000000			
0xB0C0041C	DMA0_DASHDW16 00000000 00000000 00000000 00000000			
0xB0C00420- B0C0043C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00440	DMA0_A17 00000000 00001111 00000000 00000000			
0xB0C00444	DMA0_B17 00000000 00000000 00110011 01111111			
0xB0C00448	DMA0_SA17 00000000 00000000 00000000 00000000			
0xB0C0044C	DMA0_DA17 00000000 00000000 00000000 00000000			
0xB0C00450	DMA0_C17 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00454	DMA0_D17 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00458	DMA0_SASHDW17 00000000 00000000 00000000 00000000			
0xB0C0045C	DMA0_DASHDW17 00000000 00000000 00000000 00000000			
0xB0C00460- B0C0047C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00480	DMA0_A18 00000000 00001111 00000000 00000000			
0xB0C00484	DMA0_B18 00000000 00000000 00110011 01111111			
0xB0C00488	DMA0_SA18 00000000 00000000 00000000 00000000			
0xB0C0048C	DMA0_DA18 00000000 00000000 00000000 00000000			
0xB0C00490	DMA0_C18 XXXXXXXX XXXXXXXX 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00494	DMA0_D18 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00498	DMA0_SASHDW18 00000000 00000000 00000000 00000000			
0xB0C0049C	DMA0_DASHDW18 00000000 00000000 00000000 00000000			
0xB0C004A0- B0C004BC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C004C0	DMA0_A19 00000000 00001111 00000000 00000000			
0xB0C004C4	DMA0_B19 00000000 00000000 00110011 01111111			
0xB0C004C8	DMA0_SA19 00000000 00000000 00000000 00000000			
0xB0C004CC	DMA0_DA19 00000000 00000000 00000000 00000000			
0xB0C004D0	DMA0_C19 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C004D4	DMA0_D19 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C004D8	DMA0_SASHDW19 00000000 00000000 00000000 00000000			
0xB0C004DC	DMA0_DASHDW19 00000000 00000000 00000000 00000000			
0xB0C004E0- B0C004FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00500	DMA0_A20 00000000 00001111 00000000 00000000			
0xB0C00504	DMA0_B20 00000000 00000000 00110011 01111111			
0xB0C00508	DMA0_SA20 00000000 00000000 00000000 00000000			
0xB0C0050C	DMA0_DA20 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00510	DMA0_C20 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00514	DMA0_D20 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00518	DMA0_SASHDW20 00000000 00000000 00000000 00000000			
0xB0C0051C	DMA0_DASHDW20 00000000 00000000 00000000 00000000			
0xB0C00520- B0C0053C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00540	DMA0_A21 00000000 00001111 00000000 00000000			
0xB0C00544	DMA0_B21 00000000 00000000 00110011 01111111			
0xB0C00548	DMA0_SA21 00000000 00000000 00000000 00000000			
0xB0C0054C	DMA0_DA21 00000000 00000000 00000000 00000000			
0xB0C00550	DMA0_C21 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00554	DMA0_D21 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00558	DMA0_SASHDW21 00000000 00000000 00000000 00000000			
0xB0C0055C	DMA0_DASHDW21 00000000 00000000 00000000 00000000			
0xB0C00560- B0C0057C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00580	DMA0_A22 00000000 00001111 00000000 00000000			
0xB0C00584	DMA0_B22 00000000 00000000 00110011 01111111			
0xB0C00588	DMA0_SA22 00000000 00000000 00000000 00000000			



**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C0058C	DMA0_DA22 00000000 00000000 00000000 00000000			
0xB0C00590	DMA0_C22 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00594	DMA0_D22 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00598	DMA0_SASHDW22 00000000 00000000 00000000 00000000			
0xB0C0059C	DMA0_DASHDW22 00000000 00000000 00000000 00000000			
0xB0C005A0- B0C005BC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C005C0	DMA0_A23 00000000 00001111 00000000 00000000			
0xB0C005C4	DMA0_B23 00000000 00000000 00110011 01111111			
0xB0C005C8	DMA0_SA23 00000000 00000000 00000000 00000000			
0xB0C005CC	DMA0_DA23 00000000 00000000 00000000 00000000			
0xB0C005D0	DMA0_C23 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C005D4	DMA0_D23 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C005D8	DMA0_SASHDW23 00000000 00000000 00000000 00000000			
0xB0C005DC	DMA0_DASHDW23 00000000 00000000 00000000 00000000			
0xB0C005E0- B0C005FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00600	DMA0_A24 00000000 00001111 00000000 00000000			
0xB0C00604	DMA0_B24 00000000 00000000 00110011 01111111			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00608	DMA0_SA24 00000000 00000000 00000000 00000000			
0xB0C0060C	DMA0_DA24 00000000 00000000 00000000 00000000			
0xB0C00610	DMA0_C24 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00614	DMA0_D24 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00618	DMA0_SASHDW24 00000000 00000000 00000000 00000000			
0xB0C0061C	DMA0_DASHDW24 00000000 00000000 00000000 00000000			
0xB0C00620- B0C0063C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00640	DMA0_A25 00000000 00001111 00000000 00000000			
0xB0C00644	DMA0_B25 00000000 00000000 00110011 01111111			
0xB0C00648	DMA0_SA25 00000000 00000000 00000000 00000000			
0xB0C0064C	DMA0_DA25 00000000 00000000 00000000 00000000			
0xB0C00650	DMA0_C25 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00654	DMA0_D25 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00658	DMA0_SASHDW25 00000000 00000000 00000000 00000000			
0xB0C0065C	DMA0_DASHDW25 00000000 00000000 00000000 00000000			
0xB0C00660- B0C0067C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00680	DMA0_A26 00000000 00001111 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00684	DMA0_B26 00000000 00000000 00110011 01111111			
0xB0C00688	DMA0_SA26 00000000 00000000 00000000 00000000			
0xB0C0068C	DMA0_DA26 00000000 00000000 00000000 00000000			
0xB0C00690	DMA0_C26 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00694	DMA0_D26 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00698	DMA0_SASHDW26 00000000 00000000 00000000 00000000			
0xB0C0069C	DMA0_DASHDW26 00000000 00000000 00000000 00000000			
0xB0C006A0- B0C006BC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C006C0	DMA0_A27 00000000 00001111 00000000 00000000			
0xB0C006C4	DMA0_B27 00000000 00000000 00110011 01111111			
0xB0C006C8	DMA0_SA27 00000000 00000000 00000000 00000000			
0xB0C006CC	DMA0_DA27 00000000 00000000 00000000 00000000			
0xB0C006D0	DMA0_C27 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C006D4	DMA0_D27 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C006D8	DMA0_SASHDW27 00000000 00000000 00000000 00000000			
0xB0C006DC	DMA0_DASHDW27 00000000 00000000 00000000 00000000			
0xB0C006E0- B0C006FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00700	DMA0_A28 00000000 00001111 00000000 00000000			
0xB0C00704	DMA0_B28 00000000 00000000 00110011 01111111			
0xB0C00708	DMA0_SA28 00000000 00000000 00000000 00000000			
0xB0C0070C	DMA0_DA28 00000000 00000000 00000000 00000000			
0xB0C00710	DMA0_C28 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00714	DMA0_D28 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00718	DMA0_SASHDW28 00000000 00000000 00000000 00000000			
0xB0C0071C	DMA0_DASHDW28 00000000 00000000 00000000 00000000			
0xB0C00720- B0C0073C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00740	DMA0_A29 00000000 00001111 00000000 00000000			
0xB0C00744	DMA0_B29 00000000 00000000 00110011 01111111			
0xB0C00748	DMA0_SA29 00000000 00000000 00000000 00000000			
0xB0C0074C	DMA0_DA29 00000000 00000000 00000000 00000000			
0xB0C00750	DMA0_C29 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00754	DMA0_D29 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00758	DMA0_SASHDW29 00000000 00000000 00000000 00000000			
0xB0C0075C	DMA0_DASHDW29 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00760- B0C0077C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00780	DMA0_A30 00000000 00001111 00000000 00000000			
0xB0C00784	DMA0_B30 00000000 00000000 00110011 01111111			
0xB0C00788	DMA0_SA30 00000000 00000000 00000000 00000000			
0xB0C0078C	DMA0_DA30 00000000 00000000 00000000 00000000			
0xB0C00790	DMA0_C30 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00794	DMA0_D30 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00798	DMA0_SASHDW30 00000000 00000000 00000000 00000000			
0xB0C0079C	DMA0_DASHDW30 00000000 00000000 00000000 00000000			
0xB0C007A0- B0C007BC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C007C0	DMA0_A31 00000000 00001111 00000000 00000000			
0xB0C007C4	DMA0_B31 00000000 00000000 00110011 01111111			
0xB0C007C8	DMA0_SA31 00000000 00000000 00000000 00000000			
0xB0C007CC	DMA0_DA31 00000000 00000000 00000000 00000000			
0xB0C007D0	DMA0_C31 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C007D4	DMA0_D31 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C007D8	DMA0_SASHDW31 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C007DC	DMA0_DASHDW31 00000000 00000000 00000000 00000000			
0xB0C007E0- B0C007FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00800	DMA0_A32 00000000 00001111 00000000 00000000			
0xB0C00804	DMA0_B32 00000000 00000000 00110011 01111111			
0xB0C00808	DMA0_SA32 00000000 00000000 00000000 00000000			
0xB0C0080C	DMA0_DA32 00000000 00000000 00000000 00000000			
0xB0C00810	DMA0_C32 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00814	DMA0_D32 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00818	DMA0_SASHDW32 00000000 00000000 00000000 00000000			
0xB0C0081C	DMA0_DASHDW32 00000000 00000000 00000000 00000000			
0xB0C00820- B0C0083C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00840	DMA0_A33 00000000 00001111 00000000 00000000			
0xB0C00844	DMA0_B33 00000000 00000000 00110011 01111111			
0xB0C00848	DMA0_SA33 00000000 00000000 00000000 00000000			
0xB0C0084C	DMA0_DA33 00000000 00000000 00000000 00000000			
0xB0C00850	DMA0_C33 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00854	DMA0_D33 00000000 XXXXXXXX 00000000 XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00858	DMA0_SASHDW33 00000000 00000000 00000000 00000000			
0xB0C0085C	DMA0_DASHDW33 00000000 00000000 00000000 00000000			
0xB0C00860- B0C0087C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00880	DMA0_A34 00000000 00001111 00000000 00000000			
0xB0C00884	DMA0_B34 00000000 00000000 00110011 01111111			
0xB0C00888	DMA0_SA34 00000000 00000000 00000000 00000000			
0xB0C0088C	DMA0_DA34 00000000 00000000 00000000 00000000			
0xB0C00890	DMA0_C34 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00894	DMA0_D34 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00898	DMA0_SASHDW34 00000000 00000000 00000000 00000000			
0xB0C0089C	DMA0_DASHDW34 00000000 00000000 00000000 00000000			
0xB0C008A0- B0C008BC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C008C0	DMA0_A35 00000000 00001111 00000000 00000000			
0xB0C008C4	DMA0_B35 00000000 00000000 00110011 01111111			
0xB0C008C8	DMA0_SA35 00000000 00000000 00000000 00000000			
0xB0C008CC	DMA0_DA35 00000000 00000000 00000000 00000000			
0xB0C008D0	DMA0_C35 XXXXXXXX XXXXXXXX 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C008D4	DMA0_D35 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C008D8	DMA0_SASHDW35 00000000 00000000 00000000 00000000			
0xB0C008DC	DMA0_DASHDW35 00000000 00000000 00000000 00000000			
0xB0C008E0- B0C008FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00900	DMA0_A36 00000000 00001111 00000000 00000000			
0xB0C00904	DMA0_B36 00000000 00000000 00110011 01111111			
0xB0C00908	DMA0_SA36 00000000 00000000 00000000 00000000			
0xB0C0090C	DMA0_DA36 00000000 00000000 00000000 00000000			
0xB0C00910	DMA0_C36 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00914	DMA0_D36 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00918	DMA0_SASHDW36 00000000 00000000 00000000 00000000			
0xB0C0091C	DMA0_DASHDW36 00000000 00000000 00000000 00000000			
0xB0C00920- B0C0093C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00940	DMA0_A37 00000000 00001111 00000000 00000000			
0xB0C00944	DMA0_B37 00000000 00000000 00110011 01111111			
0xB0C00948	DMA0_SA37 00000000 00000000 00000000 00000000			
0xB0C0094C	DMA0_DA37 00000000 00000000 00000000 00000000			



**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00950	DMA0_C37 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00954	DMA0_D37 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00958	DMA0_SASHDW37 00000000 00000000 00000000 00000000			
0xB0C0095C	DMA0_DASHDW37 00000000 00000000 00000000 00000000			
0xB0C00960- B0C0097C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00980	DMA0_A38 00000000 00001111 00000000 00000000			
0xB0C00984	DMA0_B38 00000000 00000000 00110011 01111111			
0xB0C00988	DMA0_SA38 00000000 00000000 00000000 00000000			
0xB0C0098C	DMA0_DA38 00000000 00000000 00000000 00000000			
0xB0C00990	DMA0_C38 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00994	DMA0_D38 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00998	DMA0_SASHDW38 00000000 00000000 00000000 00000000			
0xB0C0099C	DMA0_DASHDW38 00000000 00000000 00000000 00000000			
0xB0C009A0- B0C009BC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C009C0	DMA0_A39 00000000 00001111 00000000 00000000			
0xB0C009C4	DMA0_B39 00000000 00000000 00110011 01111111			
0xB0C009C8	DMA0_SA39 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C009CC	DMA0_DA39 00000000 00000000 00000000 00000000			
0xB0C009D0	DMA0_C39 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C009D4	DMA0_D39 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C009D8	DMA0_SASHDW39 00000000 00000000 00000000 00000000			
0xB0C009DC	DMA0_DASHDW39 00000000 00000000 00000000 00000000			
0xB0C009E0- B0C009FC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00A00	DMA0_A40 00000000 00001111 00000000 00000000			
0xB0C00A04	DMA0_B40 00000000 00000000 00110011 01111111			
0xB0C00A08	DMA0_SA40 00000000 00000000 00000000 00000000			
0xB0C00A0C	DMA0_DA40 00000000 00000000 00000000 00000000			
0xB0C00A10	DMA0_C40 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00A14	DMA0_D40 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00A18	DMA0_SASHDW40 00000000 00000000 00000000 00000000			
0xB0C00A1C	DMA0_DASHDW40 00000000 00000000 00000000 00000000			
0xB0C00A20- B0C00A3C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00A40	DMA0_A41 00000000 00001111 00000000 00000000			
0xB0C00A44	DMA0_B41 00000000 00000000 00110011 01111111			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00A48	DMA0_SA41 00000000 00000000 00000000 00000000			
0xB0C00A4C	DMA0_DA41 00000000 00000000 00000000 00000000			
0xB0C00A50	DMA0_C41 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00A54	DMA0_D41 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00A58	DMA0_SASHDW41 00000000 00000000 00000000 00000000			
0xB0C00A5C	DMA0_DASHDW41 00000000 00000000 00000000 00000000			
0xB0C00A60- B0C00A7C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00A80	DMA0_A42 00000000 00001111 00000000 00000000			
0xB0C00A84	DMA0_B42 00000000 00000000 00110011 01111111			
0xB0C00A88	DMA0_SA42 00000000 00000000 00000000 00000000			
0xB0C00A8C	DMA0_DA42 00000000 00000000 00000000 00000000			
0xB0C00A90	DMA0_C42 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00A94	DMA0_D42 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00A98	DMA0_SASHDW42 00000000 00000000 00000000 00000000			
0xB0C00A9C	DMA0_DASHDW42 00000000 00000000 00000000 00000000			
0xB0C00AA0- B0C00ABC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00AC0	DMA0_A43 00000000 00001111 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00AC4	DMA0_B43 00000000 00000000 00110011 01111111			
0xB0C00AC8	DMA0_SA43 00000000 00000000 00000000 00000000			
0xB0C00ACC	DMA0_DA43 00000000 00000000 00000000 00000000			
0xB0C00AD0	DMA0_C43 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00AD4	DMA0_D43 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00AD8	DMA0_SASHDW43 00000000 00000000 00000000 00000000			
0xB0C00ADC	DMA0_DASHDW43 00000000 00000000 00000000 00000000			
0xB0C00AE0- B0C00AFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00B00	DMA0_A44 00000000 00001111 00000000 00000000			
0xB0C00B04	DMA0_B44 00000000 00000000 00110011 01111111			
0xB0C00B08	DMA0_SA44 00000000 00000000 00000000 00000000			
0xB0C00B0C	DMA0_DA44 00000000 00000000 00000000 00000000			
0xB0C00B10	DMA0_C44 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00B14	DMA0_D44 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00B18	DMA0_SASHDW44 00000000 00000000 00000000 00000000			
0xB0C00B1C	DMA0_DASHDW44 00000000 00000000 00000000 00000000			
0xB0C00B20- B0C00B3C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00B40	DMA0_A45 00000000 00001111 00000000 00000000			
0xB0C00B44	DMA0_B45 00000000 00000000 00110011 01111111			
0xB0C00B48	DMA0_SA45 00000000 00000000 00000000 00000000			
0xB0C00B4C	DMA0_DA45 00000000 00000000 00000000 00000000			
0xB0C00B50	DMA0_C45 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00B54	DMA0_D45 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00B58	DMA0_SASHDW45 00000000 00000000 00000000 00000000			
0xB0C00B5C	DMA0_DASHDW45 00000000 00000000 00000000 00000000			
0xB0C00B60- B0C00B7C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00B80	DMA0_A46 00000000 00001111 00000000 00000000			
0xB0C00B84	DMA0_B46 00000000 00000000 00110011 01111111			
0xB0C00B88	DMA0_SA46 00000000 00000000 00000000 00000000			
0xB0C00B8C	DMA0_DA46 00000000 00000000 00000000 00000000			
0xB0C00B90	DMA0_C46 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00B94	DMA0_D46 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00B98	DMA0_SASHDW46 00000000 00000000 00000000 00000000			
0xB0C00B9C	DMA0_DASHDW46 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00BA0- B0C00BBC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00BC0	DMA0_A47 00000000 00001111 00000000 00000000			
0xB0C00BC4	DMA0_B47 00000000 00000000 00110011 01111111			
0xB0C00BC8	DMA0_SA47 00000000 00000000 00000000 00000000			
0xB0C00BCC	DMA0_DA47 00000000 00000000 00000000 00000000			
0xB0C00BD0	DMA0_C47 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00BD4	DMA0_D47 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00BD8	DMA0_SASHDW47 00000000 00000000 00000000 00000000			
0xB0C00BDC	DMA0_DASHDW47 00000000 00000000 00000000 00000000			
0xB0C00BE0- B0C00BFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00C00	DMA0_A48 00000000 00001111 00000000 00000000			
0xB0C00C04	DMA0_B48 00000000 00000000 00110011 01111111			
0xB0C00C08	DMA0_SA48 00000000 00000000 00000000 00000000			
0xB0C00C0C	DMA0_DA48 00000000 00000000 00000000 00000000			
0xB0C00C10	DMA0_C48 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00C14	DMA0_D48 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00C18	DMA0_SASHDW48 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00C1C	DMA0_DASHDW48 00000000 00000000 00000000 00000000			
0xB0C00C20- B0C00C3C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00C40	DMA0_A49 00000000 00001111 00000000 00000000			
0xB0C00C44	DMA0_B49 00000000 00000000 00110011 01111111			
0xB0C00C48	DMA0_SA49 00000000 00000000 00000000 00000000			
0xB0C00C4C	DMA0_DA49 00000000 00000000 00000000 00000000			
0xB0C00C50	DMA0_C49 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00C54	DMA0_D49 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00C58	DMA0_SASHDW49 00000000 00000000 00000000 00000000			
0xB0C00C5C	DMA0_DASHDW49 00000000 00000000 00000000 00000000			
0xB0C00C60- B0C00C7C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00C80	DMA0_A50 00000000 00001111 00000000 00000000			
0xB0C00C84	DMA0_B50 00000000 00000000 00110011 01111111			
0xB0C00C88	DMA0_SA50 00000000 00000000 00000000 00000000			
0xB0C00C8C	DMA0_DA50 00000000 00000000 00000000 00000000			
0xB0C00C90	DMA0_C50 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00C94	DMA0_D50 00000000 XXXXXXXX 00000000 XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00C98	DMA0_SASHDW50 00000000 00000000 00000000 00000000			
0xB0C00C9C	DMA0_DASHDW50 00000000 00000000 00000000 00000000			
0xB0C00CA0- B0C00CBC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00CC0	DMA0_A51 00000000 00001111 00000000 00000000			
0xB0C00CC4	DMA0_B51 00000000 00000000 00110011 01111111			
0xB0C00CC8	DMA0_SA51 00000000 00000000 00000000 00000000			
0xB0C00CCC	DMA0_DA51 00000000 00000000 00000000 00000000			
0xB0C00CD0	DMA0_C51 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00CD4	DMA0_D51 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00CD8	DMA0_SASHDW51 00000000 00000000 00000000 00000000			
0xB0C00CDC	DMA0_DASHDW51 00000000 00000000 00000000 00000000			
0xB0C00CE0- B0C00CFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00D00	DMA0_A52 00000000 00001111 00000000 00000000			
0xB0C00D04	DMA0_B52 00000000 00000000 00110011 01111111			
0xB0C00D08	DMA0_SA52 00000000 00000000 00000000 00000000			
0xB0C00D0C	DMA0_DA52 00000000 00000000 00000000 00000000			
0xB0C00D10	DMA0_C52 XXXXXXXX XXXXXXXX 00000000 00000000			



**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00D14	DMA0_D52 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00D18	DMA0_SASHDW52 00000000 00000000 00000000 00000000			
0xB0C00D1C	DMA0_DASHDW52 00000000 00000000 00000000 00000000			
0xB0C00D20- B0C00D3C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00D40	DMA0_A53 00000000 00001111 00000000 00000000			
0xB0C00D44	DMA0_B53 00000000 00000000 00110011 01111111			
0xB0C00D48	DMA0_SA53 00000000 00000000 00000000 00000000			
0xB0C00D4C	DMA0_DA53 00000000 00000000 00000000 00000000			
0xB0C00D50	DMA0_C53 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00D54	DMA0_D53 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00D58	DMA0_SASHDW53 00000000 00000000 00000000 00000000			
0xB0C00D5C	DMA0_DASHDW53 00000000 00000000 00000000 00000000			
0xB0C00D60- B0C00D7C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00D80	DMA0_A54 00000000 00001111 00000000 00000000			
0xB0C00D84	DMA0_B54 00000000 00000000 00110011 01111111			
0xB0C00D88	DMA0_SA54 00000000 00000000 00000000 00000000			
0xB0C00D8C	DMA0_DA54 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00D90	DMA0_C54 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00D94	DMA0_D54 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00D98	DMA0_SASHDW54 00000000 00000000 00000000 00000000			
0xB0C00D9C	DMA0_DASHDW54 00000000 00000000 00000000 00000000			
0xB0C00DA0- B0C00DBC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00DC0	DMA0_A55 00000000 00001111 00000000 00000000			
0xB0C00DC4	DMA0_B55 00000000 00000000 00110011 01111111			
0xB0C00DC8	DMA0_SA55 00000000 00000000 00000000 00000000			
0xB0C00DCC	DMA0_DA55 00000000 00000000 00000000 00000000			
0xB0C00DD0	DMA0_C55 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00DD4	DMA0_D55 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00DD8	DMA0_SASHDW55 00000000 00000000 00000000 00000000			
0xB0C00DDC	DMA0_DASHDW55 00000000 00000000 00000000 00000000			
0xB0C00DE0- B0C00DFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00E00	DMA0_A56 00000000 00001111 00000000 00000000			
0xB0C00E04	DMA0_B56 00000000 00000000 00110011 01111111			
0xB0C00E08	DMA0_SA56 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00E0C	DMA0_DA56 00000000 00000000 00000000 00000000			
0xB0C00E10	DMA0_C56 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00E14	DMA0_D56 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00E18	DMA0_SASHDW56 00000000 00000000 00000000 00000000			
0xB0C00E1C	DMA0_DASHDW56 00000000 00000000 00000000 00000000			
0xB0C00E20- B0C00E3C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00E40	DMA0_A57 00000000 00001111 00000000 00000000			
0xB0C00E44	DMA0_B57 00000000 00000000 00110011 01111111			
0xB0C00E48	DMA0_SA57 00000000 00000000 00000000 00000000			
0xB0C00E4C	DMA0_DA57 00000000 00000000 00000000 00000000			
0xB0C00E50	DMA0_C57 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00E54	DMA0_D57 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00E58	DMA0_SASHDW57 00000000 00000000 00000000 00000000			
0xB0C00E5C	DMA0_DASHDW57 00000000 00000000 00000000 00000000			
0xB0C00E60- B0C00E7C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00E80	DMA0_A58 00000000 00001111 00000000 00000000			
0xB0C00E84	DMA0_B58 00000000 00000000 00110011 01111111			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00E88	DMA0_SA58 00000000 00000000 00000000 00000000			
0xB0C00E8C	DMA0_DA58 00000000 00000000 00000000 00000000			
0xB0C00E90	DMA0_C58 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00E94	DMA0_D58 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00E98	DMA0_SASHDW58 00000000 00000000 00000000 00000000			
0xB0C00E9C	DMA0_DASHDW58 00000000 00000000 00000000 00000000			
0xB0C00EA0- B0C00EBC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00EC0	DMA0_A59 00000000 00001111 00000000 00000000			
0xB0C00EC4	DMA0_B59 00000000 00000000 00110011 01111111			
0xB0C00EC8	DMA0_SA59 00000000 00000000 00000000 00000000			
0xB0C00ECC	DMA0_DA59 00000000 00000000 00000000 00000000			
0xB0C00ED0	DMA0_C59 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00ED4	DMA0_D59 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00ED8	DMA0_SASHDW59 00000000 00000000 00000000 00000000			
0xB0C00EDC	DMA0_DASHDW59 00000000 00000000 00000000 00000000			
0xB0C00EE0- B0C00EFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00F00	DMA0_A60 00000000 00001111 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00F04	DMA0_B60 00000000 00000000 00110011 01111111			
0xB0C00F08	DMA0_SA60 00000000 00000000 00000000 00000000			
0xB0C00F0C	DMA0_DA60 00000000 00000000 00000000 00000000			
0xB0C00F10	DMA0_C60 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00F14	DMA0_D60 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00F18	DMA0_SASHDW60 00000000 00000000 00000000 00000000			
0xB0C00F1C	DMA0_DASHDW60 00000000 00000000 00000000 00000000			
0xB0C00F20- B0C00F3C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00F40	DMA0_A61 00000000 00001111 00000000 00000000			
0xB0C00F44	DMA0_B61 00000000 00000000 00110011 01111111			
0xB0C00F48	DMA0_SA61 00000000 00000000 00000000 00000000			
0xB0C00F4C	DMA0_DA61 00000000 00000000 00000000 00000000			
0xB0C00F50	DMA0_C61 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00F54	DMA0_D61 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00F58	DMA0_SASHDW61 00000000 00000000 00000000 00000000			
0xB0C00F5C	DMA0_DASHDW61 00000000 00000000 00000000 00000000			
0xB0C00F60- B0C00F7C	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00F80	DMA0_A62 00000000 00001111 00000000 00000000			
0xB0C00F84	DMA0_B62 00000000 00000000 00110011 01111111			
0xB0C00F88	DMA0_SA62 00000000 00000000 00000000 00000000			
0xB0C00F8C	DMA0_DA62 00000000 00000000 00000000 00000000			
0xB0C00F90	DMA0_C62 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00F94	DMA0_D62 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00F98	DMA0_SASHDW62 00000000 00000000 00000000 00000000			
0xB0C00F9C	DMA0_DASHDW62 00000000 00000000 00000000 00000000			
0xB0C00FA0- B0C00FBC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C00FC0	DMA0_A63 00000000 00001111 00000000 00000000			
0xB0C00FC4	DMA0_B63 00000000 00000000 00110011 01111111			
0xB0C00FC8	DMA0_SA63 00000000 00000000 00000000 00000000			
0xB0C00FCC	DMA0_DA63 00000000 00000000 00000000 00000000			
0xB0C00FD0	DMA0_C63 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C00FD4	DMA0_D63 00000000 XXXXXXXX 00000000 XXXXXXXX			
0xB0C00FD8	DMA0_SASHDW63 00000000 00000000 00000000 00000000			
0xB0C00FDC	DMA0_DASHDW63 00000000 00000000 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C00FE0- B0C00FFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C01000	DMA0_R 01000000 XXXXXXXX XXXXXXXX 00000001			
0xB0C01004	DMA0_DIRQ1 00000000 00000000 00000000 00000000			
0xB0C01008	DMA0_DIRQ2 00000000 00000000 00000000 00000000			
0xB0C0100C	DMA0_EDIRQ1 00000000 00000000 00000000 00000000			
0xB0C01010	DMA0_EDIRQ2 00000000 00000000 00000000 00000000			
0xB0C01014	DMA0_ID 00000000 00000000 00000000 00000000			
0xB0C01018- B0C01FFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02000	DMA0_CMECIC0 00000000 00000000 XXXXXXXX 00000000			
0xB0C02004	DMA0_CMECIC1 00000000 00000000 XXXXXXXX 00000000			
0xB0C02008	DMA0_CMECIC2 00000000 00000000 XXXXXXXX 00000000			
0xB0C0200C	DMA0_CMECIC3 00000000 00000000 XXXXXXXX 00000000			
0xB0C02010	DMA0_CMECIC4 00000000 00000000 XXXXXXXX 00000000			
0xB0C02014	DMA0_CMECIC5 00000000 00000000 XXXXXXXX 00000000			
0xB0C02018	DMA0_CMECIC6 00000000 00000000 XXXXXXXX 00000000			
0xB0C0201C	DMA0_CMECIC7 00000000 00000000 XXXXXXXX 00000000			
0xB0C02020	DMA0_CMICIC0 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02024	DMA0_CMICIC1 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02028	DMA0_CMICIC2 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0202C	DMA0_CMICIC3 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02030	DMA0_CMICIC4 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02034	DMA0_CMICIC5 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02038	DMA0_CMICIC6 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0203C	DMA0_CMICIC7 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02040	DMA0_CMICIC8 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02044	DMA0_CMICIC9 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02048	DMA0_CMICIC10 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0204C	DMA0_CMICIC11 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02050	DMA0_CMICIC12 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02054	DMA0_CMICIC13 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02058	DMA0_CMICIC14 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0205C	DMA0_CMICIC15 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02060	DMA0_CMICIC16 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02064	DMA0_CMICIC17 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			



**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02068	DMA0_CMICIC18 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0206C	DMA0_CMICIC19 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02070	DMA0_CMICIC20 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02074	DMA0_CMICIC21 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02078	DMA0_CMICIC22 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0207C	DMA0_CMICIC23 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02080	DMA0_CMICIC24 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02084	DMA0_CMICIC25 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02088	DMA0_CMICIC26 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0208C	DMA0_CMICIC27 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02090	DMA0_CMICIC28 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02094	DMA0_CMICIC29 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02098	DMA0_CMICIC30 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0209C	DMA0_CMICIC31 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020A0	DMA0_CMICIC32 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020A4	DMA0_CMICIC33 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020A8	DMA0_CMICIC34 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C020AC	DMA0_CMICIC35 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020B0	DMA0_CMICIC36 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020B4	DMA0_CMICIC37 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020B8	DMA0_CMICIC38 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020BC	DMA0_CMICIC39 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020C0	DMA0_CMICIC40 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020C4	DMA0_CMICIC41 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020C8	DMA0_CMICIC42 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020CC	DMA0_CMICIC43 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020D0	DMA0_CMICIC44 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020D4	DMA0_CMICIC45 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020D8	DMA0_CMICIC46 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020DC	DMA0_CMICIC47 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020E0	DMA0_CMICIC48 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020E4	DMA0_CMICIC49 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020E8	DMA0_CMICIC50 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020EC	DMA0_CMICIC51 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C020F0	DMA0_CMICIC52 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020F4	DMA0_CMICIC53 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020F8	DMA0_CMICIC54 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C020FC	DMA0_CMICIC55 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02100	DMA0_CMICIC56 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02104	DMA0_CMICIC57 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02108	DMA0_CMICIC58 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0210C	DMA0_CMICIC59 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02110	DMA0_CMICIC60 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02114	DMA0_CMICIC61 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02118	DMA0_CMICIC62 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0211C	DMA0_CMICIC63 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02120	DMA0_CMICIC64 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02124	DMA0_CMICIC65 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02128	DMA0_CMICIC66 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0212C	DMA0_CMICIC67 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02130	DMA0_CMICIC68 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02134	DMA0_CMICIC69 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02138	DMA0_CMICIC70 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0213C	DMA0_CMICIC71 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02140	DMA0_CMICIC72 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02144	DMA0_CMICIC73 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02148	DMA0_CMICIC74 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0214C	DMA0_CMICIC75 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02150	DMA0_CMICIC76 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02154	DMA0_CMICIC77 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02158	DMA0_CMICIC78 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0215C	DMA0_CMICIC79 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02160	DMA0_CMICIC80 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02164	DMA0_CMICIC81 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02168	DMA0_CMICIC82 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0216C	DMA0_CMICIC83 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02170	DMA0_CMICIC84 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02174	DMA0_CMICIC85 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02178	DMA0_CMICIC86 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0217C	DMA0_CMICIC87 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02180	DMA0_CMICIC88 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02184	DMA0_CMICIC89 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02188	DMA0_CMICIC90 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0218C	DMA0_CMICIC91 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02190	DMA0_CMICIC92 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02194	DMA0_CMICIC93 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02198	DMA0_CMICIC94 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0219C	DMA0_CMICIC95 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021A0	DMA0_CMICIC96 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021A4	DMA0_CMICIC97 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021A8	DMA0_CMICIC98 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021AC	DMA0_CMICIC99 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021B0	DMA0_CMICIC100 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021B4	DMA0_CMICIC101 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021B8	DMA0_CMICIC102 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C021BC	DMA0_CMICIC103 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021C0	DMA0_CMICIC104 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021C4	DMA0_CMICIC105 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021C8	DMA0_CMICIC106 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021CC	DMA0_CMICIC107 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021D0	DMA0_CMICIC108 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021D4	DMA0_CMICIC109 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021D8	DMA0_CMICIC110 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021DC	DMA0_CMICIC111 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021E0	DMA0_CMICIC112 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021E4	DMA0_CMICIC113 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021E8	DMA0_CMICIC114 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021EC	DMA0_CMICIC115 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021F0	DMA0_CMICIC116 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021F4	DMA0_CMICIC117 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021F8	DMA0_CMICIC118 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C021FC	DMA0_CMICIC119 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02200	DMA0_CMICIC120 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02204	DMA0_CMICIC121 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02208	DMA0_CMICIC122 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0220C	DMA0_CMICIC123 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02210	DMA0_CMICIC124 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02214	DMA0_CMICIC125 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02218	DMA0_CMICIC126 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0221C	DMA0_CMICIC127 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02220	DMA0_CMICIC128 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02224	DMA0_CMICIC129 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02228	DMA0_CMICIC130 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0222C	DMA0_CMICIC131 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02230	DMA0_CMICIC132 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02234	DMA0_CMICIC133 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02238	DMA0_CMICIC134 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0223C	DMA0_CMICIC135 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02240	DMA0_CMICIC136 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02244	DMA0_CMICIC137 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02248	DMA0_CMICIC138 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0224C	DMA0_CMICIC139 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02250	DMA0_CMICIC140 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02254	DMA0_CMICIC141 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02258	DMA0_CMICIC142 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0225C	DMA0_CMICIC143 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02260	DMA0_CMICIC144 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02264	DMA0_CMICIC145 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02268	DMA0_CMICIC146 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0226C	DMA0_CMICIC147 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02270	DMA0_CMICIC148 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02274	DMA0_CMICIC149 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02278	DMA0_CMICIC150 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0227C	DMA0_CMICIC151 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02280	DMA0_CMICIC152 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02284	DMA0_CMICIC153 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			



**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02288	DMA0_CMICIC154 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0228C	DMA0_CMICIC155 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02290	DMA0_CMICIC156 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02294	DMA0_CMICIC157 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02298	DMA0_CMICIC158 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0229C	DMA0_CMICIC159 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022A0	DMA0_CMICIC160 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022A4	DMA0_CMICIC161 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022A8	DMA0_CMICIC162 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022AC	DMA0_CMICIC163 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022B0	DMA0_CMICIC164 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022B4	DMA0_CMICIC165 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022B8	DMA0_CMICIC166 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022BC	DMA0_CMICIC167 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022C0	DMA0_CMICIC168 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022C4	DMA0_CMICIC169 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022C8	DMA0_CMICIC170 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C022CC	DMA0_CMICIC171 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022D0	DMA0_CMICIC172 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022D4	DMA0_CMICIC173 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022D8	DMA0_CMICIC174 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022DC	DMA0_CMICIC175 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022E0	DMA0_CMICIC176 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022E4	DMA0_CMICIC177 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022E8	DMA0_CMICIC178 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022EC	DMA0_CMICIC179 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022F0	DMA0_CMICIC180 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022F4	DMA0_CMICIC181 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022F8	DMA0_CMICIC182 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C022FC	DMA0_CMICIC183 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02300	DMA0_CMICIC184 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02304	DMA0_CMICIC185 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02308	DMA0_CMICIC186 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0230C	DMA0_CMICIC187 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02310	DMA0_CMICIC188 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02314	DMA0_CMICIC189 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02318	DMA0_CMICIC190 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0231C	DMA0_CMICIC191 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02320	DMA0_CMICIC192 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02324	DMA0_CMICIC193 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02328	DMA0_CMICIC194 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0232C	DMA0_CMICIC195 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02330	DMA0_CMICIC196 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02334	DMA0_CMICIC197 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02338	DMA0_CMICIC198 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0233C	DMA0_CMICIC199 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02340	DMA0_CMICIC200 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02344	DMA0_CMICIC201 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02348	DMA0_CMICIC202 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0234C	DMA0_CMICIC203 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02350	DMA0_CMICIC204 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02354	DMA0_CMICIC205 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02358	DMA0_CMICIC206 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0235C	DMA0_CMICIC207 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02360	DMA0_CMICIC208 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02364	DMA0_CMICIC209 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02368	DMA0_CMICIC210 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0236C	DMA0_CMICIC211 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02370	DMA0_CMICIC212 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02374	DMA0_CMICIC213 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02378	DMA0_CMICIC214 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0237C	DMA0_CMICIC215 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02380	DMA0_CMICIC216 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02384	DMA0_CMICIC217 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02388	DMA0_CMICIC218 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0238C	DMA0_CMICIC219 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02390	DMA0_CMICIC220 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02394	DMA0_CMICIC221 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02398	DMA0_CMICIC222 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0239C	DMA0_CMICIC223 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023A0	DMA0_CMICIC224 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023A4	DMA0_CMICIC225 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023A8	DMA0_CMICIC226 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023AC	DMA0_CMICIC227 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023B0	DMA0_CMICIC228 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023B4	DMA0_CMICIC229 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023B8	DMA0_CMICIC230 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023BC	DMA0_CMICIC231 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023C0	DMA0_CMICIC232 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023C4	DMA0_CMICIC233 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023C8	DMA0_CMICIC234 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023CC	DMA0_CMICIC235 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023D0	DMA0_CMICIC236 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023D4	DMA0_CMICIC237 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023D8	DMA0_CMICIC238 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C023DC	DMA0_CMICIC239 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023E0	DMA0_CMICIC240 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023E4	DMA0_CMICIC241 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023E8	DMA0_CMICIC242 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023EC	DMA0_CMICIC243 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023F0	DMA0_CMICIC244 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023F4	DMA0_CMICIC245 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023F8	DMA0_CMICIC246 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C023FC	DMA0_CMICIC247 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02400	DMA0_CMICIC248 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02404	DMA0_CMICIC249 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02408	DMA0_CMICIC250 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0240C	DMA0_CMICIC251 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02410	DMA0_CMICIC252 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02414	DMA0_CMICIC253 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02418	DMA0_CMICIC254 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0241C	DMA0_CMICIC255 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02420	DMA0_CMICIC256 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02424	DMA0_CMICIC257 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02428	DMA0_CMICIC258 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0242C	DMA0_CMICIC259 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02430	DMA0_CMICIC260 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02434	DMA0_CMICIC261 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02438	DMA0_CMICIC262 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0243C	DMA0_CMICIC263 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02440	DMA0_CMICIC264 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02444	DMA0_CMICIC265 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02448	DMA0_CMICIC266 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0244C	DMA0_CMICIC267 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02450	DMA0_CMICIC268 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02454	DMA0_CMICIC269 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02458	DMA0_CMICIC270 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0245C	DMA0_CMICIC271 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02460	DMA0_CMICIC272 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02464	DMA0_CMICIC273 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02468	DMA0_CMICIC274 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0246C	DMA0_CMICIC275 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02470	DMA0_CMICIC276 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02474	DMA0_CMICIC277 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02478	DMA0_CMICIC278 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0247C	DMA0_CMICIC279 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02480	DMA0_CMICIC280 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02484	DMA0_CMICIC281 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02488	DMA0_CMICIC282 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0248C	DMA0_CMICIC283 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02490	DMA0_CMICIC284 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02494	DMA0_CMICIC285 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02498	DMA0_CMICIC286 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0249C	DMA0_CMICIC287 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024A0	DMA0_CMICIC288 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024A4	DMA0_CMICIC289 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			



**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C024A8	DMA0_CMICIC290 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024AC	DMA0_CMICIC291 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024B0	DMA0_CMICIC292 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024B4	DMA0_CMICIC293 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024B8	DMA0_CMICIC294 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024BC	DMA0_CMICIC295 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024C0	DMA0_CMICIC296 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024C4	DMA0_CMICIC297 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024C8	DMA0_CMICIC298 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024CC	DMA0_CMICIC299 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024D0	DMA0_CMICIC300 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024D4	DMA0_CMICIC301 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024D8	DMA0_CMICIC302 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024DC	DMA0_CMICIC303 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024E0	DMA0_CMICIC304 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024E4	DMA0_CMICIC305 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024E8	DMA0_CMICIC306 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C024EC	DMA0_CMICIC307 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024F0	DMA0_CMICIC308 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024F4	DMA0_CMICIC309 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024F8	DMA0_CMICIC310 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C024FC	DMA0_CMICIC311 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02500	DMA0_CMICIC312 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02504	DMA0_CMICIC313 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02508	DMA0_CMICIC314 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0250C	DMA0_CMICIC315 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02510	DMA0_CMICIC316 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02514	DMA0_CMICIC317 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02518	DMA0_CMICIC318 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0251C	DMA0_CMICIC319 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02520	DMA0_CMICIC320 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02524	DMA0_CMICIC321 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02528	DMA0_CMICIC322 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0252C	DMA0_CMICIC323 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02530	DMA0_CMICIC324 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02534	DMA0_CMICIC325 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02538	DMA0_CMICIC326 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0253C	DMA0_CMICIC327 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02540	DMA0_CMICIC328 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02544	DMA0_CMICIC329 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02548	DMA0_CMICIC330 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0254C	DMA0_CMICIC331 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02550	DMA0_CMICIC332 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02554	DMA0_CMICIC333 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02558	DMA0_CMICIC334 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0255C	DMA0_CMICIC335 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02560	DMA0_CMICIC336 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02564	DMA0_CMICIC337 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02568	DMA0_CMICIC338 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0256C	DMA0_CMICIC339 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02570	DMA0_CMICIC340 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02574	DMA0_CMICIC341 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02578	DMA0_CMICIC342 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0257C	DMA0_CMICIC343 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02580	DMA0_CMICIC344 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02584	DMA0_CMICIC345 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02588	DMA0_CMICIC346 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0258C	DMA0_CMICIC347 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02590	DMA0_CMICIC348 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02594	DMA0_CMICIC349 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02598	DMA0_CMICIC350 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0259C	DMA0_CMICIC351 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025A0	DMA0_CMICIC352 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025A4	DMA0_CMICIC353 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025A8	DMA0_CMICIC354 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025AC	DMA0_CMICIC355 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025B0	DMA0_CMICIC356 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025B4	DMA0_CMICIC357 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C025B8	DMA0_CMICIC358 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025BC	DMA0_CMICIC359 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025C0	DMA0_CMICIC360 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025C4	DMA0_CMICIC361 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025C8	DMA0_CMICIC362 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025CC	DMA0_CMICIC363 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025D0	DMA0_CMICIC364 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025D4	DMA0_CMICIC365 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025D8	DMA0_CMICIC366 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025DC	DMA0_CMICIC367 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025E0	DMA0_CMICIC368 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025E4	DMA0_CMICIC369 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025E8	DMA0_CMICIC370 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025EC	DMA0_CMICIC371 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025F0	DMA0_CMICIC372 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025F4	DMA0_CMICIC373 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C025F8	DMA0_CMICIC374 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C025FC	DMA0_CMICIC375 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02600	DMA0_CMICIC376 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02604	DMA0_CMICIC377 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02608	DMA0_CMICIC378 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0260C	DMA0_CMICIC379 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02610	DMA0_CMICIC380 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02614	DMA0_CMICIC381 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02618	DMA0_CMICIC382 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0261C	DMA0_CMICIC383 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02620	DMA0_CMICIC384 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02624	DMA0_CMICIC385 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02628	DMA0_CMICIC386 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0262C	DMA0_CMICIC387 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02630	DMA0_CMICIC388 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02634	DMA0_CMICIC389 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02638	DMA0_CMICIC390 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0263C	DMA0_CMICIC391 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02640	DMA0_CMICIC392 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02644	DMA0_CMICIC393 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02648	DMA0_CMICIC394 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0264C	DMA0_CMICIC395 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02650	DMA0_CMICIC396 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02654	DMA0_CMICIC397 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02658	DMA0_CMICIC398 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0265C	DMA0_CMICIC399 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02660	DMA0_CMICIC400 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02664	DMA0_CMICIC401 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02668	DMA0_CMICIC402 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0266C	DMA0_CMICIC403 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02670	DMA0_CMICIC404 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02674	DMA0_CMICIC405 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02678	DMA0_CMICIC406 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0267C	DMA0_CMICIC407 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02680	DMA0_CMICIC408 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02684	DMA0_CMICIC409 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02688	DMA0_CMICIC410 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0268C	DMA0_CMICIC411 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02690	DMA0_CMICIC412 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02694	DMA0_CMICIC413 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02698	DMA0_CMICIC414 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0269C	DMA0_CMICIC415 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026A0	DMA0_CMICIC416 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026A4	DMA0_CMICIC417 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026A8	DMA0_CMICIC418 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026AC	DMA0_CMICIC419 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026B0	DMA0_CMICIC420 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026B4	DMA0_CMICIC421 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026B8	DMA0_CMICIC422 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026BC	DMA0_CMICIC423 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026C0	DMA0_CMICIC424 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026C4	DMA0_CMICIC425 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			



**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C026C8	DMA0_CMICIC426 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026CC	DMA0_CMICIC427 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026D0	DMA0_CMICIC428 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026D4	DMA0_CMICIC429 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026D8	DMA0_CMICIC430 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026DC	DMA0_CMICIC431 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026E0	DMA0_CMICIC432 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026E4	DMA0_CMICIC433 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026E8	DMA0_CMICIC434 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026EC	DMA0_CMICIC435 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026F0	DMA0_CMICIC436 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026F4	DMA0_CMICIC437 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026F8	DMA0_CMICIC438 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C026FC	DMA0_CMICIC439 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02700	DMA0_CMICIC440 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02704	DMA0_CMICIC441 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02708	DMA0_CMICIC442 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C0270C	DMA0_CMICIC443 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02710	DMA0_CMICIC444 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02714	DMA0_CMICIC445 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02718	DMA0_CMICIC446 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0271C	DMA0_CMICIC447 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02720	DMA0_CMICIC448 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02724	DMA0_CMICIC449 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02728	DMA0_CMICIC450 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0272C	DMA0_CMICIC451 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02730	DMA0_CMICIC452 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02734	DMA0_CMICIC453 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02738	DMA0_CMICIC454 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0273C	DMA0_CMICIC455 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02740	DMA0_CMICIC456 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02744	DMA0_CMICIC457 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02748	DMA0_CMICIC458 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0274C	DMA0_CMICIC459 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02750	DMA0_CMICIC460 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02754	DMA0_CMICIC461 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02758	DMA0_CMICIC462 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0275C	DMA0_CMICIC463 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02760	DMA0_CMICIC464 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02764	DMA0_CMICIC465 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02768	DMA0_CMICIC466 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0276C	DMA0_CMICIC467 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02770	DMA0_CMICIC468 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02774	DMA0_CMICIC469 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02778	DMA0_CMICIC470 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0277C	DMA0_CMICIC471 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02780	DMA0_CMICIC472 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02784	DMA0_CMICIC473 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02788	DMA0_CMICIC474 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0278C	DMA0_CMICIC475 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02790	DMA0_CMICIC476 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02794	DMA0_CMICIC477 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02798	DMA0_CMICIC478 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C0279C	DMA0_CMICIC479 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027A0	DMA0_CMICIC480 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027A4	DMA0_CMICIC481 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027A8	DMA0_CMICIC482 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027AC	DMA0_CMICIC483 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027B0	DMA0_CMICIC484 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027B4	DMA0_CMICIC485 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027B8	DMA0_CMICIC486 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027BC	DMA0_CMICIC487 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027C0	DMA0_CMICIC488 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027C4	DMA0_CMICIC489 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027C8	DMA0_CMICIC490 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027CC	DMA0_CMICIC491 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027D0	DMA0_CMICIC492 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027D4	DMA0_CMICIC493 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C027D8	DMA0_CMICIC494 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027DC	DMA0_CMICIC495 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027E0	DMA0_CMICIC496 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027E4	DMA0_CMICIC497 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027E8	DMA0_CMICIC498 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027EC	DMA0_CMICIC499 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027F0	DMA0_CMICIC500 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027F4	DMA0_CMICIC501 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027F8	DMA0_CMICIC502 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C027FC	DMA0_CMICIC503 00000000 XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C02800	DMA0_CMCHIC0 XXXXXXXX XXXXXXXX 00000000 00000010			
0xB0C02804	DMA0_CMCHIC1 XXXXXXXX XXXXXXXX 00000000 00000010			
0xB0C02808	DMA0_CMCHIC2 XXXXXXXX XXXXXXXX 00000000 00000010			
0xB0C0280C	DMA0_CMCHIC3 XXXXXXXX XXXXXXXX 00000000 00000010			
0xB0C02810	DMA0_CMCHIC4 XXXXXXXX XXXXXXXX 00000000 00000010			
0xB0C02814	DMA0_CMCHIC5 XXXXXXXX XXXXXXXX 00000000 00000010			
0xB0C02818	DMA0_CMCHIC6 XXXXXXXX XXXXXXXX 00000000 00000010			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C0281C		DMA0_CMCHIC7 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02820		DMA0_CMCHIC8 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02824		DMA0_CMCHIC9 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02828		DMA0_CMCHIC10 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C0282C		DMA0_CMCHIC11 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02830		DMA0_CMCHIC12 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02834		DMA0_CMCHIC13 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02838		DMA0_CMCHIC14 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C0283C		DMA0_CMCHIC15 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02840		DMA0_CMCHIC16 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02844		DMA0_CMCHIC17 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02848		DMA0_CMCHIC18 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C0284C		DMA0_CMCHIC19 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02850		DMA0_CMCHIC20 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02854		DMA0_CMCHIC21 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02858		DMA0_CMCHIC22 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C0285C		DMA0_CMCHIC23 XXXXXXXX XXXXXXXX 00000000 00000010		

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C02860		DMA0_CMCHIC24 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02864		DMA0_CMCHIC25 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02868		DMA0_CMCHIC26 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C0286C		DMA0_CMCHIC27 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02870		DMA0_CMCHIC28 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02874		DMA0_CMCHIC29 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02878		DMA0_CMCHIC30 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C0287C		DMA0_CMCHIC31 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02880		DMA0_CMCHIC32 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02884		DMA0_CMCHIC33 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02888		DMA0_CMCHIC34 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C0288C		DMA0_CMCHIC35 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02890		DMA0_CMCHIC36 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02894		DMA0_CMCHIC37 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C02898		DMA0_CMCHIC38 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C0289C		DMA0_CMCHIC39 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028A0		DMA0_CMCHIC40 XXXXXXXX XXXXXXXX 00000000 00000010		

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C028A4		DMA0_CMCHIC41 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028A8		DMA0_CMCHIC42 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028AC		DMA0_CMCHIC43 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028B0		DMA0_CMCHIC44 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028B4		DMA0_CMCHIC45 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028B8		DMA0_CMCHIC46 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028BC		DMA0_CMCHIC47 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028C0		DMA0_CMCHIC48 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028C4		DMA0_CMCHIC49 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028C8		DMA0_CMCHIC50 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028CC		DMA0_CMCHIC51 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028D0		DMA0_CMCHIC52 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028D4		DMA0_CMCHIC53 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028D8		DMA0_CMCHIC54 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028DC		DMA0_CMCHIC55 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028E0		DMA0_CMCHIC56 XXXXXXXX XXXXXXXX 00000000 00000010		
0xB0C028E4		DMA0_CMCHIC57 XXXXXXXX XXXXXXXX 00000000 00000010		



**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C028E8	DMA0_CMCHIC58 XXXXXXXX XXXXXXXX 00000000 00000010			
0xB0C028EC	DMA0_CMCHIC59 XXXXXXXX XXXXXXXX 00000000 00000010			
0xB0C028F0	DMA0_CMCHIC60 XXXXXXXX XXXXXXXX 00000000 00000010			
0xB0C028F4	DMA0_CMCHIC61 XXXXXXXX XXXXXXXX 00000000 00000010			
0xB0C028F8	DMA0_CMCHIC62 XXXXXXXX XXXXXXXX 00000000 00000010			
0xB0C028FC	DMA0_CMCHIC63 XXXXXXXX XXXXXXXX 00000000 00000010			
0xB0C02900- B0C07FFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C08000	MPUXDMA0_CTRL0 00000000 00000000 00000001 00000000			
0xB0C08004	MPUXDMA0_NMIEN XXXXXXXX XXXXXXXX XXXXXXXX 00000001			
0xB0C08008	MPUXDMA0_WERRC XXXXXXXX XXXXXXXX 0000XXXX XXXXXXX0			
0xB0C0800C	MPUXDMA0_WERRA XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C08010	MPUXDMA0_RERRC XXXXXXXX XXXXXXXX 0000XXXX XXXXXXX0			
0xB0C08014	MPUXDMA0_RERRA XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0C08018	MPUXDMA0_CTRL1 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C0801C	MPUXDMA0_SADDR1 00000000 00000000 00000000 00000000			
0xB0C08020	MPUXDMA0_EADDR1 00000000 00000000 00000000 01111111			
0xB0C08024	MPUXDMA0_CTRL2 XXXXXXXX XXXXXXXX 00000000 00000000			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C08028	MPUXDMA0_SADDR2 00000000 00000000 00000000 00000000			
0xB0C0802C	MPUXDMA0_EADDR2 00000000 00000000 00000000 01111111			
0xB0C08030	MPUXDMA0_CTRL3 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C08034	MPUXDMA0_SADDR3 00000000 00000000 00000000 00000000			
0xB0C08038	MPUXDMA0_EADDR3 00000000 00000000 00000000 01111111			
0xB0C0803C	MPUXDMA0_CTRL4 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C08040	MPUXDMA0_SADDR4 00000000 00000000 00000000 00000000			
0xB0C08044	MPUXDMA0_EADDR4 00000000 00000000 00000000 01111111			
0xB0C08048	MPUXDMA0_CTRL5 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C0804C	MPUXDMA0_SADDR5 00000000 00000000 00000000 00000000			
0xB0C08050	MPUXDMA0_EADDR5 00000000 00000000 00000000 01111111			
0xB0C08054	MPUXDMA0_CTRL6 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C08058	MPUXDMA0_SADDR6 00000000 00000000 00000000 00000000			
0xB0C0805C	MPUXDMA0_EADDR6 00000000 00000000 00000000 01111111			
0xB0C08060	MPUXDMA0_CTRL7 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C08064	MPUXDMA0_SADDR7 00000000 00000000 00000000 00000000			
0xB0C08068	MPUXDMA0_EADDR7 00000000 00000000 00000000 01111111			

**Table 43. Memory Layout of PERI5\_AHB Registers (Continued)**

Offset	+3	+2	+1	+0
0xB0C0806C	MPUXDMA0_CTRL8 XXXXXXXX XXXXXXXX 00000000 00000000			
0xB0C08070	MPUXDMA0_SADDR8 00000000 00000000 00000000 00000000			
0xB0C08074	MPUXDMA0_EADDR8 00000000 00000000 00000000 01111111			
0xB0C08078	MPUXDMA0_UNLOCK 00000000 00000000 00000000 00000000			
0xB0C0807C	MPUXDMA0_MID 00000000 00000000 00000000 00000000			
0xB0C08080- B0CFFC00	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			
0xB0CFFC04	BSU5_BTST 00000000 00000000 00000000 00000000			
0xB0CFFC08- B0CFFFC	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX			

**Table 44. Memory Layout of SYSTEM\_RAM\_CONFIG Registers**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xB0D00000	SRCFG_CFG1 00000000 00000000 00000000 00000000				SRCFG_CFG0 00000011 00000011 00000001 00000000			
0xB0D00008	SRCFG_KEY 00000000 00000000 00000000 00000000				SRCFG_CFG2 00000000 00000000 00000000 00000000			
0xB0D00010	SRCFG_INTE 00000000 00000000 00000000 00000000				SRCFG_ERRFLG 00000000 00000000 00000000 00000000			
0xB0D00018	read0 00000000 00000000 00000000 00000000				SRCFG_ECCE 00000000 00000000 00000000 00000001			
0xB0D00020	SRCFG_MID 00000000 00000000 00000000 00000000				SRCFG_ERRADR 00000000 00000000 00000000 00000000			
0xB0D00028 -	reserved XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX							

**Table 45. Memory Layout of EXCFG Registers**

Offset	+7	+6	+5	+4	+3	+2	+1	+0
0xFFFEF00 - 0xFFFEF50	reserved XX							
0xFFFEF58	read0 00000000 00000000 00000000 00000000				EXCFG_UNLOCK 00000000 00000000 00000000 00000000			
0xFFFEF58	read0 00000000 00000000 00000000 00000000				EXCFG_CNFG 00000000 00000000 00000000 00000000			
0xFFFEF60 - 0xFFFEF78	reserved XX							
0xFFFEF80	EXCFG_UNDEFINACT 11111111 11111111 00000000 00100100				read0 00000000 00000000 00000000 00000000			
0xFFFEF88	EXCFG_PABORTINACT 11111111 11111111 00000000 00101100				EXCFG_SYCINACT 11111111 11111111 00000000 00101000			
0xFFFEF90	read0 00000000 00000000 00000000 00000000				EXCFG_DABORTINACT 11111111 11111111 00000000 00110000			
0xFFFEF98	read0 00000000 00000000 00000000 00000000				EXCFG_IRQINACT 11111111 11111111 00000000 00111000			
0xFFFEFA0 - 0xFFFEFB8	reserved XX							
0xFFFEFC0	EXCFG_UNDEFACT 11111111 11111111 00000000 00100100				read0 00000000 00000000 00000000 00000000			
0xFFFEFC8	EXCFG_PABORTACT 11111111 11111111 00000000 00101100				EXCFG_SYCACT 11111111 11111111 00000000 00101000			
0xFFFEFD0	read0 00000000 00000000 00000000 00000000				EXCFG_DABORTACT 11111111 11111111 00000000 00110000			
0xFFFEFD8	read0 00000000 00000000 00000000 00000000				EXCFG_IRQACT 11111111 11111111 00000000 00111000			
0xFFFEFE0 - 0xFFFEFF8	reserved XX							

**Notes**

3. SYSC\_SPCCFGR:FASTON register bit is reserved and should be always written as '0', since this device does not support "Fast Power domain control" feature.
4. SCCFG\_STAT1:EEFCEEN and SCCFG\_STAT1:TCFCEEN register bits are read-1 (write has no impact and read always returns '1') in this device.
5. SCCFG\_STAT1:FPPEN and SCCFG\_STAT1:SCMEN register bits are read-0 (write has no impact and read always returns '0') in this device.

## Electrical Characteristics

### Absolute Maximum Ratings

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, and so on) in excess of absolute maximum ratings. Do not exceed these ratings.

**Table 46. Absolute Maximum Ratings**

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage	$V_{DP5}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
	$V_{DP3}$	$V_{SS} - 0.3$	$V_{SS} + 4.0$	V	
	$V_{DD}$	$V_{SS} - 0.3$	$V_{SS} + 1.8$	V	
	$AV_{DD5}$	$AV_{SS5} - 0.3$	$AV_{SS5} + 6.0$	V	$V_{DP5} = AV_{DD5}$ <sup>[6]</sup>
AD Converter voltage references	$AV_{RH5}$	$AV_{SS5} - 0.3$	$AV_{SS5} + 6.0$	V	$AV_{DD5} \geq AV_{RH5}$ , $AV_{RH5} \geq AV_{SS5}$
SMC Power supply	$DV_{CC}$	$DV_{SS} - 0.3$	$DV_{SS} + 6.0$	V	See [9]. $V_{DP5} = AV_{DD5} = DV_{CC}$ when ZPD functionality is used
Analog input voltage	$V_{IA}$	$AV_{SS5} - 0.3$	$AV_{DD5} + 0.3$	V	
Input voltage	$V_I$	$V_{SS} - 0.3$	$V_{DP5} + 0.3$	V	$V_I \leq -DV_{CC}, V_{DP5} + 0.3V$ <sup>[7]</sup>
		$V_{SS} - 0.3$	$V_{DP3} + 0.3$	V	
		$DV_{SS} - 0.3$	$DV_{CC} + 0.3$	V	
Output voltage	$V_O$	$V_{SS} - 0.3$	$V_{DP5} + 0.3$	V	$V_O \leq -DV_{CC}, V_{DP5} + 0.3V$ <sup>[7]</sup>
		$V_{SS} - 0.3$	$V_{DP3} + 0.3$	V	
		$DV_{SS} - 0.3$	$DV_{CC} + 0.3$	V	
Maximum Clamp Current	$I_{CLAMP}$	-4	+4	mA	Applicable to general purpose I/O pins <sup>[8]</sup>
Total Maximum Clamp Current	$\sum  I_{CLAMP} $	-	20	mA	Applicable to general purpose I/O pins <sup>[8]</sup>
"L" level maximum output current	$I_{OL1}$	-	2	mA	Normal outputs (BIDI50) with driving strength set to 1mA
	$I_{OL2}$	-	4	mA	Normal outputs (BIDI50) with driving strength set to 2mA
	$I_{OL5}$	-	10	mA	Normal outputs (BIDI50) with driving strength set to 5mA
	$I_{OLI2C}$	-	6	mA	I2C outputs (I2C) with driving strength set to 3mA
	$I_{OLHSIO}$	-	24	mA	High Speed outputs (BIDI33) with driving strength set to 12mA
	$I_{OLSMC}$	-	40	mA	SMC outputs (SMC) with driving strength set to 30mA
"L" level maximum overall output current	$\sum I_{OLVDP5}$	-	100	mA	-
	$\sum I_{OLVDP3}$	-	100	mA	
	$\sum I_{OLDVCC}$	-	360	mA	

**Table 46. Absolute Maximum Ratings (Continued)**

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
"L" level average output current	$I_{OLAV1}$	-	1	mA	Normal outputs (BIDI50) with driving strength set to 1mA
	$I_{OLAV2}$	-	2	mA	Normal outputs (BIDI50) with driving strength set to 2mA
	$I_{OLAV5}$	-	5	mA	Normal outputs (BIDI50) with driving strength set to 5mA
	$I_{OLAVI2C}$	-	3	mA	I2C outputs (I2C) with driving strength set to 3mA
	$I_{OLAVHSIO}$	-	12	mA	High Speed outputs (BIDI33) with driving strength set to 12mA
	$I_{OLAVSMC}$	-	30	mA	SMC outputs (SMC) with driving strength set to 30mA
"L" level average overall output current	$\Sigma I_{OLAVDP5}$	-	50	mA	-
	$\Sigma I_{OLAVDP3}$	-	50	mA	-
	$\Sigma I_{OLADVCC}$	-	240	mA	-
"H" level maximum output current	$I_{OH1}$	-	-2	mA	Normal outputs (BIDI50) with driving strength set to 1mA
	$I_{OH2}$	-	-4	mA	Normal outputs (BIDI50) with driving strength set to 2mA
	$I_{OH5}$	-	-10	mA	Normal outputs (BIDI50) with driving strength set to 5mA
	$I_{OH12C}$	-	-6	mA	I2C outputs (I2C) with driving strength set to 3mA
	$I_{OHHSIO}$	-	-24	mA	High Speed outputs (BIDI33) with driving strength set to 12mA
	$I_{OHSMC}$	-	-40	mA	SMC outputs (SMC) with driving strength set to 30mA
"H" level maximum overall output current	$\Sigma I_{OHVDP5}$	-	-100	mA	-
	$\Sigma I_{OHVDP3}$	-	-100	mA	-
	$\Sigma I_{OHDVCC}$	-	-370	mA	-
"H" level average output current	$I_{OHAV1}$	-	-1	mA	Normal outputs (BIDI50) with driving strength set to 1mA
	$I_{OHAV2}$	-	-2	mA	Normal outputs (BIDI50) with driving strength set to 2mA
	$I_{OHAV5}$	-	-5	mA	Normal outputs (BIDI50) with driving strength set to 5mA
	$I_{OHAVI2C}$	-	-3	mA	I2C outputs (I2C) with driving strength set to 3mA
	$I_{OHAVHSIO}$	-	-12	mA	High Speed outputs (BIDI33) with driving strength set to 12mA
	$I_{OHAVSMC}$	-	-30	mA	SMC outputs (SMC) with driving strength set to 30mA


**Table 46. Absolute Maximum Ratings (Continued)**

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
“H” level average overall output current	$\Sigma I_{OHA VDP5}$	-	-50	mA	-
	$\Sigma I_{OHA VDP3}$	-	-50	mA	-
	$\Sigma I_{OHA DVCC}$	-	-240	mA	-
Power consumption	$P_{TOT}$	-	2000	mW	-
Operating ambient temperature	$T_A$	-40	105	°C	-
Storage temperature	$T_{STG}$	-55	150	°C	-

**Notes**

6.  $AV_{DD5}$  and  $V_{DP5}$  must be set to the same voltage. It is required that  $AV_{DD5}$  does not exceed  $V_{DP5}$  and that the voltage at the analog inputs does not exceed  $AV_{DD5}$  neither when the power is switched on.
7.  $V_I$  and  $V_O$  should not exceed  $V_{DP5} + 0.3$  V.  $V_I$  should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the  $I_{CLAMP}$  rating supersedes the  $V_I$  rating. Input/output voltages of standard ports depend on  $V_{DP5}$ .
8. Clamping current limitation:
  - Applicable to all general purpose I/O pins ( $Pi_{jj}$ )
  - Use within recommended operating conditions.
  - Use at DC voltage (current)
  - The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the  $V_{DP5}$  pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent low voltage reset in internal vector mode).
  - Sample recommended circuits is shown in [Figure 5](#).

**Figure 5. ESD Protection Structure for GPIO Pins**



9.  $DV_{CC}$ ,  $AV_{DD5}$  and  $V_{DP5}$  must be set to the same voltage during zero point detection (ZPD) on any of the SMC ports. If zero point detection is not required on any of the SMC ports, then  $DV_{CC}$  can have any value within absolute rating, provided switches are disabled by `RICFG0_ADC0ZPDEN:ZPDEN` register. Note, for ZPD, conversion time will be more and accuracy of measurement will be low.

**Recommended Operating Conditions**
**Table 47. Recommended Operating Conditions**

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
5V power supply voltage	V <sub>DP5</sub>	3.0	3.3/5.0	5.5	V	
3.3V power supply voltage	V <sub>DP3</sub>	3.0	3.3	3.6	V	
1.2V power supply voltage	V <sub>DD</sub>	1.1	1.2	1.3	V	
SMC power supply voltage	DV <sub>CC</sub>	4.5	5.0	5.5	V	If used as SMC
	DV <sub>CC</sub>	3.0	3.3/5.0	5.5	V	If used as GPIO
Analog power supply voltage	AV <sub>DD5</sub>	3.0	3.3/5.0	5.5	V	
AD Converter voltage reference	AV <sub>RH5</sub>	AV <sub>DD5</sub> - 0.5	-	AV <sub>DD5</sub>	V	
Operation ambient temperature	T <sub>OP</sub>	-40	-	105	°C	

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the devices electrical characteristics are guaranteed when the device is operated within these ranges. Semiconductor devices must always be operated within their recommended operating condition ranges. Operating outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the datasheet. Users considering application outside the listed conditions are advised to contact their Cypress representatives beforehand.



**DC Characteristics**
**Table 48. DC Characteristics**

(T<sub>A</sub> = -40°C to 105°C, V<sub>DD</sub> = 1.1V to 1.3V, V<sub>DP3</sub> = 3.0V to 3.6V, V<sub>DP5</sub> = AV<sub>DD5</sub> = 3.0V to 5.5V, DV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = AV<sub>SS5</sub> = DV<sub>SS</sub> = 0V).

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input "H" voltage	V <sub>IH</sub>	Port inputs Pi <sub>ij</sub>	BIDI50 / SMC CMOS	0.8 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	4.5V ≤ V <sub>DP5</sub> ≤ 5.5V
				0.8 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	3.0V ≤ V <sub>DP5</sub> ≤ 3.6V
			BIDI50 / SMC Hysteresis	0.8 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	4.5V ≤ V <sub>DP5</sub> ≤ 5.5V
				0.8 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	3.0V ≤ V <sub>DP5</sub> ≤ 3.6V
			BIDI50 / SMC / I2C AUTOMOTIVE	0.8 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	4.5V ≤ V <sub>DP5</sub> ≤ 5.5V
				0.8 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	3.0V ≤ V <sub>DP5</sub> ≤ 3.6V
			BIDI50 / SMC / I2C TTL	2.0	-	V <sub>DP5</sub>	V	4.5V ≤ V <sub>DP5</sub> ≤ 5.5V
				2.0	-	V <sub>DP5</sub>	V	3.0V ≤ V <sub>DP5</sub> ≤ 3.6V
			I2C CMOS	0.7 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	4.5V ≤ V <sub>DP5</sub> ≤ 5.5V
				0.7 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	3.0V ≤ V <sub>DP5</sub> ≤ 3.6V
	I2C Hysteresis	0.7 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	4.5V ≤ V <sub>DP5</sub> ≤ 5.5V		
		0.7 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	3.0V ≤ V <sub>DP5</sub> ≤ 3.6V		
	V <sub>IH</sub>	X0	4 MHz Oscillator	0.8 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	4.5V ≤ V <sub>DP5</sub> ≤ 5.5V
				0.8 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	3.0V ≤ V <sub>DP5</sub> ≤ 3.6V
	V <sub>IH</sub>	X0,X1,X0A,X1A	32 KHz Oscillator	0.8 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	4.5V ≤ V <sub>DP5</sub> ≤ 5.5V
				0.8 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	3.0V ≤ V <sub>DP5</sub> ≤ 3.6V
	V <sub>IHXDF</sub>	X0	External clock in "Fast Clock Input mode"	0.7 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	4.5V ≤ V <sub>DP5</sub> ≤ 5.5V
				0.7 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	3.0V ≤ V <sub>DP5</sub> ≤ 3.6V
	V <sub>IHXOS</sub>	X0,X1,X0A,X1A	External clock in "oscillation mode"	0.8 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	4.5V ≤ V <sub>DP5</sub> ≤ 5.5V
				0.8 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	3.0V ≤ V <sub>DP5</sub> ≤ 3.6V
V <sub>IHR</sub>	RSTX	MODE/RSTX Hysteresis	0.7 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	4.5V ≤ V <sub>DP5</sub> ≤ 5.5V	
			0.7 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	3.0V ≤ V <sub>DP5</sub> ≤ 3.6V	
V <sub>IHM</sub>	MODE	MODE/RSTX Hysteresis	0.7 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	4.5V ≤ V <sub>DP5</sub> ≤ 5.5V	
			0.7 x V <sub>DP5</sub>	-	V <sub>DP5</sub>	V	3.0V ≤ V <sub>DP5</sub> ≤ 3.6V	
V <sub>IHHSIO</sub>	pi <sub>ij</sub>	BIDI33 Hysteresis	0.8 x V <sub>DP3</sub>	-	V <sub>DP3</sub>	V	3.0V ≤ V <sub>DP3</sub> ≤ 3.6V	
		BIDI33 TTL	2	-	V <sub>DP3</sub>	V	3.0V ≤ V <sub>DP3</sub> ≤ 3.6V	

**Table 48. DC Characteristics (Continued)**
 $(T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C}, V_{DD} = 1.1\text{V to } 1.3\text{V}, V_{DP3} = 3.0\text{V to } 3.6\text{V}, V_{DP5} = AV_{DD5} = 3.0\text{V to } 5.5\text{V}, DV_{CC} = 3.0\text{V to } 5.5\text{V}, V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}).$ 

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input "L" voltage	$V_{IL}$	Port inputs pi_jj	BIDI50 / SMC CMOS	$V_{SS}$	-	$0.2 \times V_{DP5}$	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$V_{SS}$	-	$0.2 \times V_{DP5}$	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
			BIDI50 / SMCHysteresis	$V_{SS}$	-	$0.2 \times V_{DP5}$	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$V_{SS}$	-	$0.2 \times V_{DP5}$	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
			BIDI50 / SMC / I2C AUTOMOTIVE	$V_{SS}$	-	$0.5 \times V_{DP5}$	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$V_{SS}$	-	$0.3 \times V_{DP5}$	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
			BIDI50 / SMC / I2C TTL	$V_{SS}$	-	0.8	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$V_{SS}$	-	0.8	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
			I2C CMOS	$V_{SS}$	-	$0.3 \times V_{DP5}$	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$V_{SS}$	-	$0.2 \times V_{DP5}$	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
	I2C Hysteresis	$V_{SS}$	-	$0.3 \times V_{DP5}$	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$		
		$V_{SS}$	-	$0.2 \times V_{DP5}$	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$		
	$V_{IL}$	X0	4 MHz Oscillator	$V_{SS}$	-	$0.2 \times V_{DP5}$	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$V_{SS}$	-	$0.2 \times V_{DP5}$	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
	$V_{IL}$	X0,X1,X0A,X1A	32 KHz Oscillator	$V_{SS}$	-	$0.2 \times V_{DP5}$	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$V_{SS}$	-	$0.2 \times V_{DP5}$	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
	$V_{ILX0F}$	X0	External clock in "Fast Clock Input mode"	$V_{SS}$	-	$0.3 \times V_{DP5}$	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$V_{SS}$	-	$0.3 \times V_{DP5}$	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
	$V_{ILX0S}$	X0,X1,X0A,X1A	External clock in "oscillation mode"	$V_{SS}$	-	$0.2 \times V_{DP5}$	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$V_{SS}$	-	$0.2 \times V_{DP5}$	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
$V_{ILR}$	RSTX	MODE/RSTX Hysteresis	$V_{SS}$	-	$0.3 \times V_{DP5}$	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$	
			$V_{SS}$	-	$0.3 \times V_{DP5}$	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$	
$V_{ILM}$	MODE	MODE/RSTX Hysteresis	$V_{SS}$	-	$0.3 \times V_{DP5}$	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$	
			$V_{SS}$	-	$0.3 \times V_{DP5}$	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$	
$V_{ILHSIO}$	pi_jj	BIDI33 Hysteresis	$V_{SS}$	-	$0.2 \times V_{DP3}$	V	$3.0\text{V} \leq V_{DP3} \leq 3.6\text{V}$	
		BIDI33 TTL	$V_{SS}$	-	0.8	V	$3.0\text{V} \leq V_{DP3} \leq 3.6\text{V}$	

**Table 48. DC Characteristics (Continued)**
 $(T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C}, V_{DD} = 1.1\text{V to } 1.3\text{V}, V_{DP3} = 3.0\text{V to } 3.6\text{V}, V_{DP5} = AV_{DD5} = 3.0\text{V to } 5.5\text{V}, DV_{CC} = 3.0\text{V to } 5.5\text{V}, V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}).$ 

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Hysteresis	$V_{HYS}$	Port inputs $pi_{ij}$	BIDI50 / SMC CMOS	-	-	-	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				-	-	-	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
			BIDI50 / SMC Hysteresis	$0.05 \times V_{DP5}$	-	-	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$0.05 \times V_{DP5}$	-	-	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
			BIDI50 / SMC / I2C AUTOMOTIVE	0.35	-	-	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				0.35	-	-	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
			BIDI50 / SMC / I2C TTL	0.1	-	-	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				0.1	-	-	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
			I2C CMOS	-	-	-	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				-	-	-	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
			I2C Hysteresis	$0.05 \times V_{DP5}$	-	-	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$0.05 \times V_{DP5}$	-	-	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
		X0	4 MHz Oscillator	$0.05 \times V_{DP3}$	-	-	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$0.05 \times V_{DP3}$	-	-	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
		X0,X1,X0A,X1A	32 KHz Oscillator	$0.05 \times V_{DP3}$	-	-	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$0.05 \times V_{DP5}$	-	-	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
		X0	External clock in "Fast Clock Input mode"	$0.05 \times V_{DP5}$	-	-	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$0.05 \times V_{DP5}$	-	-	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
		X0,X1,X0A,X1A	External clock in "oscillation mode"	$0.05 \times V_{DP5}$	-	-	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$0.05 \times V_{DP5}$	-	-	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
		RSTX	MODE/RSTX Hysteresis	$0.05 \times V_{DP5}$	-	-	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$0.05 \times V_{DP5}$	-	-	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
		MODE	MODE/RSTX Hysteresis	$0.05 \times V_{DP5}$	-	-	V	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
				$0.05 \times V_{DP5}$	-	-	V	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
		$pi_{ij}$	BIDI33 Hysteresis	$0.05 \times V_{DP3}$	-	-	V	$3.0\text{V} \leq V_{DP3} \leq 3.6\text{V}$
				0.1	-	-	V	$3.0\text{V} \leq V_{DP3} \leq 3.6\text{V}$

**Table 48. DC Characteristics (Continued)**
 $(T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C}, V_{DD} = 1.1\text{V to } 1.3\text{V}, V_{DP3} = 3.0\text{V to } 3.6\text{V}, V_{DP5} = AV_{DD5} = 3.0\text{V to } 5.5\text{V}, DV_{CC} = 3.0\text{V to } 5.5\text{V}, V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}).$ 

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Output "H" voltage	V <sub>OH1</sub>	Normal outputs (VDP5)	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$ $I_{OH} = -1\text{mA}$	V <sub>DP5</sub> - 0.5	-	V <sub>DP5</sub>	V	Driving strength set to 1mA
			$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$ $I_{OH} = -0.8\text{mA}$					
	V <sub>OH2</sub>	Normal outputs (VDP5)	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$ $I_{OH} = -2\text{mA}$	V <sub>DP5</sub> - 0.5	-	V <sub>DP5</sub>	V	Driving strength set to 2mA
			$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$ $I_{OH} = -1.5\text{mA}$					
	V <sub>OH5</sub>	Normal outputs (VDP5)	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$ $I_{OH} = -5\text{mA}$	V <sub>DP5</sub> - 0.5	-	V <sub>DP5</sub>	V	Driving strength set to 5mA
			$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$ $I_{OH} = -3\text{mA}$					
	V <sub>OH3</sub>	I <sup>2</sup> C outputs (VDP5)	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$ $I_{OH} = -3\text{mA}$	V <sub>DP5</sub> - 0.5	-	V <sub>DP5</sub>	V	Driving strength set to 3mA
			$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$ $I_{OH} = -1.7\text{mA}$					
V <sub>OHSMC</sub>	SMC outputs (DVCC)	$4.5\text{V} \leq V_{DVCC} \leq 5.5\text{V}$ $I_{OH} = -30\text{mA}$	V <sub>DVCC</sub> - 0.5	-	V <sub>DVCC</sub>	V	Driving strength set to 30mA	
		$3.0\text{V} \leq V_{DVCC} \leq 3.6\text{V}$ $I_{OH} = -20\text{mA}$					Driving strength set to 20mA	
V <sub>OH3X</sub>	32 KHz oscillator outputs (VDP5)	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$	V <sub>DP5</sub> - 1.3	-	V <sub>DP5</sub>	V		
		$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$						
V <sub>OH4X</sub>	4 MHz oscillator outputs (VDP5)	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$ $I_{OH} = -3\text{mA}$	V <sub>DP5</sub> - 0.9	-	V <sub>DP5</sub>	V		
		$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$ $I_{OH} = -1.7\text{mA}$						
V <sub>OH12</sub>	Normal outputs (VDP3)	$3.0\text{V} \leq V_{DP3} \leq 3.6\text{V}$ $I_{OH} = -11\text{mA}$	V <sub>DP3</sub> - 0.4	-	V <sub>DP3</sub>	V	Driving strength set to 11mA	
Output "L" voltage	V <sub>OL1</sub>	Normal outputs (VDP5)	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$ $I_{OL} = +1\text{mA}$	V <sub>SS</sub>	-	0.4		Driving strength set to 1mA
			$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$ $I_{OL} = +0.8\text{mA}$					

**Table 48. DC Characteristics (Continued)**
 $(T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C}, V_{DD} = 1.1\text{V to } 1.3\text{V}, V_{DP3} = 3.0\text{V to } 3.6\text{V}, V_{DP5} = AV_{DD5} = 3.0\text{V to } 5.5\text{V}, DV_{CC} = 3.0\text{V to } 5.5\text{V}, V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}).$ 

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Output "L" voltage	$V_{OL2}$	Normal outputs (VDP5)	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$ $I_{OL} = +2\text{mA}$	$V_{SS}$	-	0.4	V	Driving strength set to 2mA
			$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$ $I_{OL} = +1.5\text{mA}$					
	$V_{OL5}$	Normal outputs (VDP5)	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$ $I_{OL} = +5\text{mA}$	$V_{SS}$	-	0.4	V	Driving strength set to 5mA
			$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$ $I_{OL} = +3\text{mA}$					
	$V_{OL3}$	I2C outputs (VDP5)	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$ $I_{OL} = +3\text{mA}$	$V_{SS}$	-	0.4	V	Driving strength set to 3mA
			$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$ $I_{OL} = +1.7\text{mA}$					
	$V_{OLSMC}$	SMC outputs (DVCC)	$4.5\text{V} \leq V_{DVCC} \leq 5.5\text{V}$ $I_{OH} = -30\text{mA}$	$DV_{SS}$	-	0.5	V	Driving strength set to 30mA
$3.0\text{V} \leq V_{DVCC} \leq 3.6\text{V}$ $I_{OH} = -20\text{mA}$			Driving strength set to 20mA					
$V_{OL3X}$	32 KHz oscillator outputs (VDP5)	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$ $I_{OH} = +20\mu\text{A}$	$V_{SS}$	-	1.2	V		
		$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$ $I_{OH} = +11\mu\text{A}$						
$V_{OL4X}$	4 MHz oscillator outputs (VDP5)	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$ $I_{OH} = +200\mu\text{A}$	$V_{SS}$	-	1.2	V		
		$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$ $I_{OH} = +115\mu\text{A}$						
$V_{OL12}$	Normal outputs (VDP3)	$3.0\text{V} \leq V_{DP3} \leq 3.6\text{V}$ $I_{OL} = +11\text{mA}$	$V_{SS}$	-	0.4	V	Driving strength set to 11mA	
Input leak current	$I_{IL}$	pi_jj (GPIO)	-	-1	-	+1	$\mu\text{A}$	$T_A = 25^{\circ}\text{C}$
			-	-3	-	+3	$\mu\text{A}$	$T_A = 105^{\circ}\text{C}$
		pi_jj (ANIN)	-	-1	-	+1	$\mu\text{A}$	$T_A = 25^{\circ}\text{C}$
			-	-3	-	+3	$\mu\text{A}$	$T_A = 105^{\circ}\text{C}$
Total input leakage current	$\Sigma I_{IL}$	pi_jj (GPIO, ANIN)	$V_{DP5} \geq V_{IN} \geq V_{SS}$ $AV_{DD5} \geq V_{IN} \geq AV_{SS5}$ $\Sigma(1 \text{ to } n) [\max( I_{LHi} ,  I_{LLi} )]$ $I_{LH}$ : leakage at high level input $I_{LL}$ : leakage at low level input	-	10	30	$\mu\text{A}$	i = number of IO = 31 GPIO (in VDP5 IO domain)
		pi_jj (GPIO)	$V_{DP3} \geq V_{IN} \geq V_{SS}$ $\Sigma(1 \text{ to } n) [\max( I_{LHi} ,  I_{LLi} )]$ $I_{LH}$ : leakage at high level input $I_{LL}$ : leakage at low level input	-	10	30	$\mu\text{A}$	i = number of IO = 68 GPIO (in VDP3 IO domain)
		pi_jj (GPIO)	$DV_{CC} \geq V_{IN} \geq V_{SS}$ $\Sigma(1 \text{ to } n) [\max( I_{LHi} ,  I_{LLi} )]$ $I_{LH}$ : leakage at high level input $I_{LL}$ : leakage at low level input	-	5	15	$\mu\text{A}$	i = number of IO = 24 GPIO (in DVCC IO domain)
Pull-up resistance	$R_{UP}$	pi_jj, RSTX	-	25	50	100	$\text{k}\Omega$	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
			-	25	50	200	$\text{k}\Omega$	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
			-	15	33	80	$\text{k}\Omega$	$3.0\text{V} \leq V_{DP3} \leq 3.6\text{V}$

**Table 48. DC Characteristics (Continued)**
 $(T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C}, V_{DD} = 1.1\text{V to } 1.3\text{V}, V_{DP3} = 3.0\text{V to } 3.6\text{V}, V_{DP5} = AV_{DD5} = 3.0\text{V to } 5.5\text{V}, DV_{CC} = 3.0\text{V to } 5.5\text{V}, V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}).$ 

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Pull-down resistance	$R_{DN}$	pi_jj	-	25	50	100	$k\Omega$	$4.5\text{V} \leq V_{DP5} \leq 5.5\text{V}$
			-	25	50	200	$k\Omega$	$3.0\text{V} \leq V_{DP5} \leq 3.6\text{V}$
			-	15	33	80	$k\Omega$	$3.0\text{V} \leq V_{DP3} \leq 3.6\text{V}$
Low voltage detection current	$I_{LYDETI}$	(VDP5)	-	-	30	80	$\mu\text{A}$	Operational
			-	-	0.008	5	$\mu\text{A}$	Standby
Main oscillator current (4 MHz)	$I_{MOSCR}$	(VDP5)	-	-	160	300	$\mu\text{A}$	Operational@ 4MHz load = 10pF
	$I_{MOSCS}$		-	-	-	5	$\mu\text{A}$	Standby
Sub oscillator current (32 kHz)	$I_{SOSCR}$	(VDP5)	-	-	10	25	$\mu\text{A}$	Operational
	$I_{SOSCS}$		-	-	-	3	$\mu\text{A}$	Standby
Slow RC oscillator current (100kHz)	$I_{RCR}$	(VDD)	-	-	2	6	$\mu\text{A}$	Operational
	$I_{RCS}$		-	-	-	0.1	$\mu\text{A}$	Standby
Fast RCO current (8 MHz)	$I_{RFC8}$	(VDD)	-	-	7	11	$\mu\text{A}$	Operational (average with trimming)
		(VDP5)	-	-	305	700	$\mu\text{A}$	Operational (average with trimming)
		(VDD)	-	-	0.01	3	$\mu\text{A}$	Standby
		(VDP5)	-	-	0.003	3	$\mu\text{A}$	Standby
Fast RCO current (12 MHz)	$I_{RFC12}$	(VDD)	-	-	11	16	$\mu\text{A}$	Operational (average with trimming)
		(VDP5)	-	-	416	1050	$\mu\text{A}$	Operational (average with trimming)
		(VDD)	-	-	0.01	3	$\mu\text{A}$	Standby
		(VDP5)	-	-	0.003	3	$\mu\text{A}$	Standby
Input capacitance	$C_{IN}$	-	-	-	5	15	pF	Other than supply pins

**Table 49. DC Characteristics**
 $(T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C}, V_{DD} = 1.1\text{V to } 1.3\text{V}, V_{DP3} = 3.0\text{V to } 3.6\text{V}, V_{DP5} = AV_{DD5} = 3.0\text{V to } 5.5\text{V}, DV_{CC} = 3.0\text{V to } 5.5\text{V}, V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}).$ 

Parameter	Symbol	Pin	Condition	Value			Temp	Remarks		
				Typ	Max	Unit				
Power supply current in RUN mode	$I_{CCRUN}$	(VDD)	RUN mode current of PD1	-	16.6	mA	25°C	with all clocks at max frequency, Includes leakage of respective PD		
				-	17.4		105°C			
		(VDD)	RUN mode current of PD2	-	58	mA	25°C	with all clocks at max frequency, Includes leakage of respective PD		
				-	80		105°C			
		(VDD)	RUN mode current of PD3	-	139	mA	25°C	with all clocks at max frequency, Includes leakage of respective PD		
				-	170		105°C			
		(VDD)	RUN mode current of PD4	-	1	mA	25°C	with all clocks at max frequency, Includes leakage of respective PD		
				-	2		105°C			
Power supply current in PSS mode	$I_{CCPSS}$	(VDD)	Leakage current of PD1	-	0,075	mA	25°C	PCN_2904		
				-	0.73		105°C			
		(VDD)	Leakage current of PD2 (excluding PD3)	-	2	mA	25°C	-		
				-	16.8		105°C			
		(VDD)	Leakage current of PD3	-	2	mA	25°C	-		
				-	24		105°C			
		(VDD)	Leakage current of PD4	-	0.015	mA	25°C	PCN_2904		
				-	0.52		105°C			
Power supply current in Timer mode	$I_{CCTMAIN}$	(VDD)	Main Timer mode with CLKMC = 4MHz	-	0.3	mA	25°C	with PD2, PD3, PD4, switched off PCN_2904		
				-	3		105°C			
	$I_{CCTRCH}$	(VDD)	RC Timer mode with CLKRC = 12MHz	-	0.3	mA	25°C	with PD2, PD3, PD4, switched off PCN_2904		
				-	3		105°C			
	$I_{CCTRCL}$	(VDD)	Main Timer mode with CLKSRC = 100kHz	-	0.23	mA	25°C	with PD2, PD3, PD4, switched off PCN_2904		
				-	2.9		105°C			
	$I_{CCTSUB}$	(VDD)	Sub Timer mode with CLKSC = 32kHz	-	0.23	mA	25°C	with PD2, PD3, PD4, switched off PCN_2904		
				-	2.9		105°C			
TCFLASH Read current (64 MHz)	$I_{CCTFLASHRD}$	(VDD)	Current for one Instruction Flash module	-	32.9	mA	105°C	Only applicable if PD3 is ON		
		(VDP5)		-	21		105°C			
TCFLASH Program/Erase current	$I_{CCTFLASHPE}$	(VDD)		-	1.8	mA	105°C			
		(VDP5)		-	11.3		105°C			
TCFLASH Sleep current	$I_{CCTFLASHSB}$	(VDD)		-	412	$\mu\text{A}$	105°C			
		(VDP5)		-	11		105°C			
EEFLASH Read current	$I_{CCEEFLASHRD}$	(VDD)		Current for one Data Flash module	-	28.1	mA		105°C	Only applicable if PD3 is ON
		(VDP5)			-	21			105°C	
EEFLASH Program/Erase current	$I_{CCEEFLASHPE}$	(VDD)	-		1.8	mA	105°C			
		(VDP5)	-		11.3		105°C			
EEFLASH Sleep current	$I_{CCEEFLASHSB}$	(VDD)	-		236	$\mu\text{A}$	105°C			
		(VDP5)	-		11		105°C			
Power consumption	$P_{OP}$	-	-		-	1250	mW	-		


**AC Characteristics**
*Source Clock Timing*

( $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{DD} = 1.1\text{V}$  to  $1.3\text{V}$ ,  $V_{DP3} = 3.0\text{V}$  to  $3.6\text{V}$ ,  $V_{DP5} = AV_{DD5} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}$ )

**Table 50. Source Clock Timing**

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Oscillator Clock frequency	$f_c$	X0, X1	3	4	5	MHz	When using a crystal oscillator, PLL off
			3	4	5	MHz	When using an opposite phase external clock, PLL off
			3	4	5	MHz	When using a crystal oscillator or opposite phase external clock, PLL on. PLL input clock divider (PLLDIVL) must be greater than 1 since PLL does not support input clock freq more than 16MHz
Oscillator Clock frequency	$f_{FCI}$	X0	0	-	64.0	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off
			4	-	64.0	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on
Oscillator Clock frequency	$f_{CL}$	X0A, X1A	32	32.768	100	kHz	When using an oscillation circuit
			0	-	100	kHz	When using a opposite phase external clock
		X0A	0	-	50	kHz	When using a single phase external clock
Slow Clock frequency	$f_{CRS}$	-	50	100	150	kHz	When using slow frequency of RC oscillator
Fast RCO clock frequency	$f_{CRF}$		6.3	7.9	10.1	MHz	When using fast frequency of RC oscillator (8MHz mode)
			9.3	11.6	14.6	MHz	When using fast frequency of RC oscillator (12MHz mode)
Fast RCO clock stability	$f_{PRCF}$	-	-2	-	+2	%	$T_A = 0..70^{\circ}\text{C}$
			-6	-	+6	%	$T_A = -40..105^{\circ}\text{C}$
PLL Clock frequency	$f_{CLKVCO}$	-	200	-	400	MHz	Permitted VCO output frequency of PLL (CLKVCO)
PLL Phase jitter	$T_{PSKEW}$	-	-	-	$\pm 5$	ns	For CLKMC (PLL input clock) - 4 MHz, jitter coming from external oscillator, crystal or resonator is not yet recovered
Input clock pulse width	$P_{WH}, P_{WL}$	X0, X1	8	-	-	ns	Duty ratio is about 30% to 70%
Input clock pulse width	$P_{WHL}, P_{WLL}$	X0A, X1A	5	-	-	$\mu\text{s}$	



**Figure 6. Source Clock Timing**

**Internal Clock Timing**

( $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{DD} = 1.1\text{V}$  to  $1.3\text{V}$ ,  $V_{DP3} = 3.0\text{V}$  to  $3.6\text{V}$ ,  $V_{DP5} = AV_{DD5} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}$ )

**Table 51. Internal Clock Timing**

Parameter	Symbol	Min	Max	Unit	Remarks
CLK_SYS_PD3	fCLK_SYS_PD3	0	128	MHz	
CLK_DBG_PD2	fCLK_DBG_PD2	0	128	MHz	
CLK_DBG_PD3	fCLK_DBG_PD3	0	128	MHz	
CLK_TRACE_PD2	fCLK_TRACE_PD2	0	128	MHz	
CLK_TRACE_PD3	fCLK_TRACE_PD3	0	128	MHz	
CLK_HPM_PD2	fCLK_HPM_PD2	0	128	MHz	
CLK_HPM_PD3	fCLK_HPM_PD3	0	128	MHz	
CLK_CFG_PD4	fCLK_CFG_PD4	0	64	MHz	
CLK_DMA_PD2	fCLK_DMA_PD2	0	128	MHz	
CLK_MEM_I_PD3	fCLK_MEM_I_PD3	0	128	MHz	
CLK_EXTBUS_PD2	fCLK_EXTBUS_PD3	0	64	MHz	
CLK_MEM_E_PD3	fCLK_MEM_E_PD3	0	128	MHz	
CLK_CFG_PD1	fCLK_CFG_PD1	0	64	MHz	
CLK_PERI4_PD2	fCLK_PERI4_PD2	0	128	MHz	
CLK_PERI0_PD2	fCLK_PERI0_PD2	0	64	MHz	
CLK_PERI1_PD2	fCLK_PERI1_PD2	0	32	MHz	
CLK_PERI3_PD2	fCLK_PERI3_PD2	0	64	MHz	
CLK_SPI_PD3	fCLK_SPI_PD3	0	128	MHz	
CKOT, CKOTX	fCKOT, fCKOTX	0	128	MHz	


External Reset Timing

( $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{DD} = 1.1\text{V}$  to  $1.3\text{V}$ ,  $V_{DP3} = 3.0\text{V}$  to  $3.6\text{V}$ ,  $V_{DP5} = AV_{DD5} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}$ )

Table 52. External Reset Timing

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Reset input time	$t_{RSTL}$	RSTX	500	-	-	ns	

Figure 7. External Reset Timing



External Input Timing

( $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{DD} = 1.1\text{V}$  to  $1.3\text{V}$ ,  $V_{DP3} = 3.0\text{V}$  to  $3.6\text{V}$ ,  $V_{DP5} = AV_{DD5} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}$ )


Table 53. External Input Timing

Parameter	Symbol	Pin	Condition	Value		Unit	Used Pin Input Function
				Min	Max		
Input pulse width	$t_{INH}$ $t_{INL}$	EIC0_INTk	--	200	-	ns	External Interrupt
		NMI					NMI
		PI <sub>ij</sub>		$2 * t_{CLK\_PER} + t_{NF}^{[10]}$	-	ns	General purpose IO
		RLTn_TIN					Reload Timer
		PPG_ETRGx					PPG Trigger input
		ADCn_EDGI					AD Converter Trigger
		FRTn_FRCK					Free Running Timer external clock
		ICUn_INm					Input Capture
		UDCn_AIN, UDCn_BIN, UDCn_ZIN					Up/Down Counter

Notes

- 10.  $CLK\_PER$  is the period of the corresponding peripheral clock.
- 11.  $t_{NF}$  is 200ns, if noise filter is enabled and 0ns, if noise filter is bypassed.

Figure 8. External Input Timing




Slew Rate High Current Outputs

( $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{DD} = 1.1\text{V}$  to  $1.3\text{V}$ ,  $V_{DP3} = 3.0\text{V}$  to  $3.6\text{V}$ ,  $V_{DP5} = AV_{DD5} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}$ )

Table 54. Slew Rate High Current Outputs

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Output rise/fall time	$t_{R30}$ $t_{F30}$	I/O circuit type SMC	Output driving strength set to "30mA"	15 @ $C_{LOAD}=0\text{pF}$	-	ns	

Figure 9. Slew Rate High Current Output Timing



**USART Timing**


**WARNING:** The values given below are for an I/O drive strength IOdrive = 5mA. If IOdrive is 2mA, all the maximum output timing described in the different tables must be increased by 10ns.

(T<sub>A</sub> = -40°C to 105°C, V<sub>DD</sub> = 1.1V to 1.3V, V<sub>DP3</sub> = 3.0V to 3.6V, V<sub>DP5</sub> = 3.0V to 5.5V, DV<sub>CC</sub> = 3.0V to 5.5V, V<sub>SS</sub> = 0V, IO<sub>drive</sub> = 5mA, C<sub>L</sub> = 50pF)

**Table 55. USART Timing**

Parameter	Symbol	Pin	Condition	V <sub>DP5</sub> = 4.5V to 5.5V		V <sub>DP5</sub> = 3.0V to 4.5V		Unit
				Min	Max	Min	Max	
Serial clock cycle time	t <sub>SCYCI</sub>	SCK	Internal Shift Clock Mode	4*t <sub>CLK_DBG_PD</sub> 2	-	4*t <sub>CLK_DBG_PD</sub> 2	-	ns
SCK SOT delay time	t <sub>SLOVI</sub>	SCK, SOT		-20	+20	-30	+30	ns
SOT SCK delay time	t <sub>OVSHI</sub>	SCK, SOT		N*t <sub>CLK_PERIO_PD</sub> D - 20	-	N*t <sub>CLK_PERIO_PD</sub> D2 - 30	-	ns
Valid SIN SCK	t <sub>IVSHI</sub>	SCK, SIN		t <sub>CLK_PERIO_PD</sub> + 45	-	t <sub>CLK_PERIO_PD</sub> + 55	-	ns
SCK Valid SIN hold time	t <sub>SHIXI</sub>	SCK, SIN		0	-	0	-	ns
Serial clock "L" pulse width	t <sub>SLBHE</sub>	SCK	External Shift Clock Mode	t <sub>CLK_PERIO_PD</sub> + 10	-	t <sub>CLK_PERIO_PD</sub> + 10	-	ns
Serial clock "H" pulse width	t <sub>SHSLE</sub>	SCK		t <sub>CLK_PERIO_PD</sub> + 10	-	t <sub>CLK_PERIO_PD</sub> + 10	-	ns
SCK SOT delay time	t <sub>SLOVE</sub>	SCK, SOT		-	2 t <sub>CLK_PERIO_PD</sub> +45	-	2 t <sub>CLK_PERIO_PD</sub> +45	ns
Valid SIN SCK	t <sub>IVSHE</sub>	SCK, SIN		t <sub>CLK_PERIO_PD</sub> / 2 + 10	-	t <sub>CLK_PERIO_PD</sub> / 2 + 10	-	ns
SCK Valid SIN hold time	t <sub>SHIXE</sub>	SCK, SIN		t <sub>CLK_PERIO_PD</sub> + 10	-	t <sub>CLK_PERIO_PD</sub> + 10	-	ns
SCK fall time	t <sub>FE</sub>	SCK		-	20	-	20	ns
SCK rise time	t <sub>RE</sub>	SCK		-	20	-	20	ns

Figure 10. USART Timing



**Notes**

12. AC characteristic in CLK synchronized mode.
13. C<sub>L</sub> is the load capacity value of pins when testing.
14. Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters.
15. t<sub>CLK\_DBG\_PD2</sub> is the cycle time of the clock (CLK\_PERIO\_PD2), Unit: ns
  - \*1: Parameter N depends on t<sub>SCYCI</sub> and can be calculated as follows:
    - if t<sub>SCYCI</sub> = 2\*k\*t<sub>CLK\_DBG\_PD2</sub>, then N = k, where k is an integer > 2
    - if t<sub>SCYCI</sub> = (2\*k+1)\*t<sub>CLK\_DBG\_PD2</sub>, then N = k+1, where k is an integer > 1

**Table 56. Examples**

$t_{SCYCI}$	N
$4 \cdot t_{CLK\_PERI0\_PD}$	2
$5 \cdot t_{CLK\_PERI0\_PD}$ $6 \cdot t_{CLK\_PERI0\_PD}$	3
$7 \cdot t_{CLK\_PERI0\_PD}$ $8 \cdot t_{CLK\_PERI0\_PD}$	4
....	....

*I<sup>2</sup>C Timing*

( $T_A = -40^\circ\text{C}$  to  $105^\circ\text{C}$ ,  $V_{DD} = 1.1\text{V}$  to  $1.3\text{V}$ ,  $V_{DP3} = 3.0\text{V}$  to  $3.6\text{V}$ ,  $V_{DP5} = AV_{DD5} = 4.5\text{V}$  to  $5.5\text{V}$ <sup>[19]</sup>,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}$ )


**Table 57. I<sup>2</sup>C Timing**

Parameter	Symbol	Standard-mode		Fast-mode		Unit
		Min	Max	Min	Max	
SCL clock frequency	$f_{SCL}$	0	100	0	400	kHz
Hold time (repeated) START condition SDA↓→SCL↓	$t_{HDSTA}$	4.0	-	0.6	-	μs
“L” width of the SCL clock	$t_{LOW}$	4.7	-	1.3	-	μs
“H” width of the SCL clock	$t_{HIGH}$	4.0	-	0.6	-	μs
Set-up time for a repeated START condition SCL↑→SDA↓	$t_{SUSTA}$	4.7	-	0.6	-	μs
Data hold time SCL↓→SDA↑	$t_{HDDAT}$	0	3.45	0	0.9	μs
Data set-up time SDA---↓→SCL↑ <sub>ii</sub> -	$t_{SUDAT}$	250	-	100	-	ns
Set-up time for STOP condition SCL--↑→SDA-↑	$t_{SUSTO}$	4	-	0.6	-	μs
Bus free time between a STOP and START condition	$t_{BUS}$	4.7	-	1.3	-	μs
Output fall time from $0.7 \cdot V_{DP5}$ to $0.3 \cdot V_{DP5}$ with a bus capacitance from 10pF to 400pF	$t_{of}$	$20 + 0.1 \cdot C_b$ [17]	250	$20 + 0.1 \cdot C_b$ [17]	250	ns
Capacitive load for each bus line	$C_b$	-	400	-	50	pF
Pulse width of spikes which will be sup- pressed by input noise filter	$t_{SP}$	n/a	n/a	0	$1 \cdot t_{CLK\_DBG\_PD2}$ <sup>[18]</sup>	ns

**Notes**

16. For use at over 100 kHz, set the CLK\_DBG\_PD2 to at least 6 MHz.
17.  $C_b$  = capacitance of one bus line in pF.
18.  $t_{CLK\_DBG\_PD2}$  is the cycle time of the peripheral clock CLK\_DBG\_PD2
19. I2C spec only guaranteed at  $V_{DP5} = 4.5\text{V}$  to  $5.5\text{V}$ .

Figure 11. I2C Timing



HSSPI Timing

( $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{DD} = 1.1\text{V}$  to  $1.3\text{V}$ ,  $V_{DP3} = 3.0\text{V}$  to  $3.6\text{V}$ ,  $V_{DP5} = AV_{DD5} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}$ )

Table 58. HSSPI Interface Timing (Master Mode)

Parameter	Symbol	Value			Units	Remarks
		Min	Typ	Max		
HSSPI clock frequency		-	-	64	MHz	
Input setup time (HSSPIn_DATAi)	$T_{IS,DATA}$	12.1	-	-	ns	no clock retiming
		5.6	-	-	ns	with clock retiming
Input hold time (HSSPIn_DATAi)	$T_{IH,DATA}$	0	-	-	ns	no clock retiming
		1.5	-	-	ns	with clock retiming
Output delay time (HSSPIn_DATAo)	$T_{OD,DATA}$	-	-	3.8	ns	
Output hold time (HSSPIn_DATAo)	$T_{OH,DATA}$	5	-	-	ns	
Output delay time (HSSPIn_SSELo)	$T_{OD,SSEL}$	-	-	5.05	ns	
Output hold time (HSSPIn_SSELo)	$T_{OH,SSEL}$	0	-	-	ns	

Figure 12. HSSPI Interface Timing




Table 59. HSSPI Interface Timing (Slave Mode, No clock Retiming)

Parameter	Symbol	Value			Units	Remarks
		Min	Typ	Max		
HSSPI clock frequency		-	-	25	MHz	
Input setup time (HSSPIn_DATAi)	$T_{IS,DATA}$	5	-	-	ns	
Input hold time (HSSPIn_DATAi)	$T_{IH,DATA}$	0	-	-	ns	
Input setup time (HSSPIn_SSELi)	$T_{IS,SSEL}$	8.2	-	-	ns	
Output hold time (HSSPIn_SSELi)	$T_{IH,SSEL}$	2	-	-	ns	
Output delay time (HSSPIn_DATAo)	$T_{OD,DATA}$	-	-	15.5	ns	
Output hold time (HSSPIn_SSELo)	$T_{OH,DATA}$	0	-	-	ns	



**SPI Timing**

( $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{DD} = 1.1\text{V}$  to  $1.3\text{V}$ ,  $V_{DP3} = 3.0\text{V}$  to  $3.6\text{V}$ ,  $V_{DP5} = AV_{DD5} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}$ )

For each SPI module, several combinations of I/O pins can be chosen for each SPI signal. The timing depends on the actual combination and is given below as separate values for each possible type of I/O-cell. When I/O/cells of different types are mixed, the worst case table, called "OVERALL SPI Interface timing" must be used.

In Master Mode, using the clock retiming function improves the setup and hold times for input data.

The usable maximum clock frequency depends on the transmission mode (Master to Slave / Slave to Master, using clock-retiming or not). An example for calculation is given below each table.

**Table 60. OVERALL SPI Interface Timing**

Parameter	Symbol	Master Mode, non-retimed clock		Master Mode, retimed clock		Slave Mode		Unit
		Min	Max	Min	Max	Min	Max	
Input setup time (SPIn_DATAi)	$T_{IS,DATA}$	25.3	-	8.2	-	8.1	-	ns
Input hold time (SPIn_DATAi)	$T_{IH,DATA}$	-3.8 <sup>[20]</sup>	-	9.4	-	9.8	-	ns
Output delay time (SPIn_DATAo)	$T_{OD,DATA}$	-	12.9	-	12.9	-	32.8	ns
Output hold time (SPIn_DATAo)	$T_{OH,DATA}$	-8.1 <sup>[20]</sup>	-	-8.1 <sup>[20]</sup>	-	3.8	-	ns
Input setup time (SPIn_SSELi)	$T_{IS,SSEL}$	-	-	-	-	9.2	-	ns
Input hold time (SPIn_SSELi)	$T_{IH,SSEL}$	-	-	-	-	8.4	-	ns
Output delay time (SPIn_SSELo)	$T_{OD,SSEL}$	-	12.9	-	12.9	-	-	ns
Output hold time (SPIn_SSELo)	$T_{OH,SSEL}$	-8.0 <sup>[20]</sup>	-	-8.0 <sup>[20]</sup>	-	-	-	ns

**Table 61. Example for Calculation of Maximum Frequencies for Communication of Master (Retimed Mode) and Slave**

Transmission	Half Period Time	Max. Frequency	Unit
From Master to Slave	$T/2 = T_{OD,DATA}$ (Master) + $T_{IS,DATA}$ (Slave)	22.6	MHz
From Slave to Master	$T/2 = T_{OD,DATA}$ (Slave) + $T_{IS,DATA}$ (Master)	12.1	MHz

**Note**

20. A negative hold time implies that the clock edge output is delayed with respect to data output. In any case, an external device that will receive data, must use a sampling point that is outside the time interval given by Output hold time and Output delay time.

**Table 62. SPI Interface Timing for All Cells of Type BIDI33**

Parameter	Symbol	Master Mode, Non-retimed Clock		Master Mode, Retimed Clock		Slave Mode		Unit
		Min	Max	Min	Max	Min	Max	
Input setup time (SPIn_DATAi)	T <sub>IS,DATA</sub>	19.2	-	4.1	-	4.0	-	ns
Input hold time (SPIn_DATAi)	T <sub>IH,DATA</sub>	-3.8 <sup>[21]</sup>	-	4.5	-	4.7	-	ns
Output delay time (SPIn_DATAo)	T <sub>OD,DATA</sub>	-	7.9	-	7.9	-	22.7	ns
Output hold time (SPIn_DATAo)	T <sub>OH,DATA</sub>	-3.6 <sup>[21]</sup>	-	-3.6 <sup>[21]</sup>	-	3.8	-	ns
Input setup time (SPIn_SSELi)	T <sub>IS,SSEL</sub>	-	-	-	-	4.2	-	ns
Input hold time (SPIn_SSELi)	T <sub>IH,SSEL</sub>	-	-	-	-	2.7	-	ns
Output delay time (SPIn_SSELo)	T <sub>OD,SSEL</sub>	-	6.0	-	6.0	-	-	ns
Output hold time (SPIn_SSELo)	T <sub>OH,SSEL</sub>	1.3 <sup>[21]</sup>	-	1.3 <sup>[21]</sup>	-	-	-	ns

**Table 63. Example for Calculation of Maximum Frequencies for Communication of Master (Retimed Mode) and Slave**

Transmission	Half Period Time	Max. Frequency	Unit
From Master to Slave	$T/2 = T_{OD,DATA} \text{ (Master)} + T_{IS,DATA} \text{ (Slave)}$	42.0	MHz
From Slave to Master	$T/2 = T_{OD,DATA} \text{ (Slave)} + T_{IS,DATA} \text{ (Master)}$	18.6	MHz

**Note**

21. A negative hold time implies that the clock edge output is delayed with respect to data output. In any case, an external device that will receive data, must use a sampling point that is outside the time interval given by Output hold time and Output delay time.

**Table 64. SPI Interface Timing for All Cells of Type BIDI50**

Parameter	Symbol	Master Mode, non-retimed clock		Master Mode, retimed clock		Slave Mode		Unit
		Min	Max	Min	Max	Min	Max	
Input setup time (SPIn_DATAi)	$T_{IS,DATA}$	24.7	-	5.0	-	5.0	-	ns
Input hold time (SPIn_DATAi)	$T_{IH,DATA}$	-6.6 <sup>[22]</sup>	-	6.4	-	6.7	-	ns
Output delay time (SPIn_DATAo)	$T_{OD,DATA}$	-	11.1	-	11.1	-	32.8	ns
Output hold time (SPIn_DATAo)	$T_{OH,DATA}$	-2.3 <sup>[22]</sup>	-	-2.3 <sup>[22]</sup>	-	7.3	-	ns
Input setup time (SPIn_SSELi)	$T_{IS,SSEL}$	-	-	-	-	6.6	-	ns
Input hold time (SPIn_SSELi)	$T_{IH,SSEL}$	-	-	-	-	5.5	-	ns
Output delay time (SPIn_SSELo)	$T_{OD,SSEL}$	-	10.0	-	10.0	-	-	ns
Output hold time (SPIn_SSELo)	$T_{OH,SSEL}$	1.8	-	1.8	-	-	-	ns

**Table 65. Example for Calculation of Maximum Frequencies for Communication of Master (Retimed Mode) and Slave**

Transmission	Half Period Time	Max. Frequency	Unit
From Master to Slave	$T/2 = T_{OD,DATA} \text{ (Master)} + T_{IS,DATA} \text{ (Slave)}$	30.1	MHz
From Slave to Master	$T/2 = T_{OD,DATA} \text{ (Slave)} + T_{IS,DATA} \text{ (Master)}$	13.2	MHz

**Note**

22. A negative hold time implies that the clock edge output is delayed with respect to data output. In any case, an external device that will receive data, must use a sampling point that is outside the time interval given by Output hold time and Output delay time.

**Table 66. SPI Interface Timing for All Cells of Type SMC**

Parameter	Symbol	Master Mode, non-retimed clock		Master Mode, retimed clock		Slave Mode		Unit
		Min	Max	Min	Max	Min	Max	
Input setup time (SPIn_DATAi)	$T_{IS,DATA}$	25.3	-	5.7	-	5.6	-	ns
Input hold time (SPIn_DATAi)	$T_{IH,DATA}$	-6.2 <sup>[23]</sup>	-	4.3	-	4.2	-	ns
Output delay time (SPIn_DATAo)	$T_{OD,DATA}$	-	7.1	-	7.1	-	26.6	ns
Output hold time (SPIn_DATAo)	$T_{OH,DATA}$	-4.3 <sup>[23]</sup>	-	-4.3 <sup>[23]</sup>	-	6.8	-	ns
Input setup time (SPIn_SSELi)	$T_{IS,SSEL}$	-	-	-	-	4.8	-	ns
Input hold time (SPIn_SSELi)	$T_{IH,SSEL}$	-	-	-	-	2.6	-	ns
Output delay time (SPIn_SSELo)	$T_{OD,SSEL}$	-	4.2	-	4.2	-	-	ns
Output hold time (SPIn_SSELo)	$T_{OH,SSEL}$	2.1	-	2.1	-	-	-	ns


**Table 67. Example for Calculation of Maximum Frequencies for Communication of Master (Retimed Mode) and Slave**

Transmission	Half Period Time	Max. Frequency	Unit
From Master to Slave	$T/2 = T_{OD,DATA} \text{ (Master)} + T_{IS,DATA} \text{ (Slave)}$	39.3	MHz
From Slave to Master	$T/2 = T_{OD,DATA} \text{ (Slave)} + T_{IS,DATA} \text{ (Master)}$	15.4	MHz

**Note**

23. A negative hold time implies that the clock edge output is delayed with respect to data output. In any case, an external device that will receive data, must use a sampling point that is outside the time interval given by Output hold time and Output delay time.

Figure 13. SPI Interface Timing



*External Bus Interface Timing*

( $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{DD} = 1.1\text{V}$  to  $1.3\text{V}$ ,  $V_{DP3} = 3.0\text{V}$  to  $3.6\text{V}$ ,  $V_{DP5} = AV_{DD5} = 4.5\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 4.5\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}$ ,  $C_{Load} = 20\text{ pF}$ )

■ General Timing

**Table 68. General Timing Parameters**


Parameter	Symbol	Pin names	Value		Unit	Note
			Min	Max		
MCSX0~MCSX7	$T_{CSO}$	EBIO_MCLK, EBIO_MCSX0 ~ EBIO_MCSX7		7	ns	
Address delay time	$T_{ao}$	EBIO_MCLK, EBIO_MAD[23:0]		11	ns	
Data output delay time	$T_{do}$	EBIO_MCLK, EBIO_MDATA[31:0]		9	ns	
Data output HiZ time	$T_{doz}$	EBIO_MCLK, EBIO_MDATA[31:0]		10	ns	
RDY setup time	$T_{dsr}$	EBIO_RDY		8	ns	
RDY hold time	$T_{dhr}$	EBIO_RDY	0		ns	

■ SRAM Read Timing

Table 69. SRAM Read Timing Parameters

Parameter	Symbol	Pin names	Value		Unit	Note
			Min	Max		
SRAM data setup time	$T_{dsr}$	EBIO_MOEX, EBIO_MDATA[31:0]	15		ns	
SRAM data hold time	$T_{dhr}$	EBIO_MOEX, EBIO_MDATA[31:0]	0		ns	
MOEX delay time	$T_{rdo}$	EBIO_MCLK, EBIO_MOEX		8	ns	

Figure 14. SRAM Read Timing




■ SRAM Write Timing

Table 70. SRAM Write Timing Parameters

Parameter	Symbol	Pin names	Value		Unit	Note
			Min	Max		
SRAM WE delay time	$T_{weo}$	EBIO_MCLK, EBIO_MWEX		7	ns	
MDQM[3:0] delay time	$T_{wro}$	EBIO_MCLK, EBIO_MDQM[3:0]		7	ns	

Figure 15. SRAM Write Timing






■ SDRAM Access Timing

Table 71. SDRAM Access Timing Parameters

Parameter	Symbol	Pin names	Value		Unit	Note
			Min	Max		
SDRAM CS delay time	$T_{mcs}$	EBI0_MCLK, EBI0_MCSX0		7	ns	
SDRAM RAS delay time	$T_{ras}$	EBI0_MCLK, EBI0_MRASX		6	ns	
SDRAM CAS delay time	$T_{cas}$	EBI0_MCLK, EBI0_MCASX		6.5	ns	
SDRAM WE delay time	$T_{mwe}$	EBI0_MCLK, EBI0_MDWEX		7	ns	
SDRAM CKE delay time	$T_{cke}$	EBI0_MCLK, EBI0_MCKE		7.5	ns	
SDRAM data setup time	$T_{dssd}$	EBI0_MCLK, EBI0_MDATA[31:0]	8.5		ns	
SDRAM data hold time	$T_{dhds}$	EBI0_MCLK, EBI0_MDATA[31:0]	0		ns	

Figure 16. SDRAM Access Timing




■ NAND Flash Read Timing

Table 72. NAND Flash Read Timing Parameters

Parameter	Symbol	Pin names	Value		Unit	Note
			Min	Max		
NAND Read Enable delay time	$T_{reno}$	EBI0_MCLK, EBI0_MNREX		7.5	ns	
NAND data setup time	$T_{dsn}$	EBI0_MCLK, EBI0_MDATA[31:0]	14.5		ns	
NAND data hold time	$T_{dhn}$	EBI0_MCLK, EBI0_MDATA[31:0]	0		ns	

Figure 17. NAND Flash Read Timing




■ NAND Flash Write Timing

Table 73. NAND Flash Write Timing Parameters

Parameter	Symbol	Pin names	Value		Unit	Note
			Min	Max		
NAND Address Latch Enable delay time	$T_{aleo}$	EBIO_MCLK, EBIO_MNALE		6	ns	
NAND Command Latch Enable delay time	$T_{cleo}$	EBIO_MCLK, EBIO_MNCLE		4.5	ns	
NAND Write Enable delay time	$T_{weno}$	EBIO_MCLK, BIO_MNWEX		6.5	ns	

Figure 18. NAND Flash Write Timing



**Analog Digital Converter**

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $3.0\text{V} \leq AV_{RH5}$ ,  $V_{DD} = 1.1\text{V}$  to  $1.3\text{V}$ ,  $V_{DP3} = 3.0\text{V}$  to  $3.6\text{V}$ ,  $V_{DP5} = AV_{DD5} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}$ )

**Table 74. Analog Digital Converter**

Parameter	Symbol	Pin	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	10	bit	
Total error	-	-	-3	-	+3	LSB	
Nonlinearity error	-	-	-2.5	-	+2.5	LSB	
Differential nonlinearity error	-	-	-1.9	-	+1.9	LSB	
Full scale transition voltage	$V_{FST}$	ANi	$AV_{RH5} - 3.5 \text{ LSB}$	$AV_{RH5} - 1.5 \text{ LSB}$	$AV_{RH5} + 0.5 \text{ LSB}$	V	
Zero Transition Voltage	$V_{FST}$	ANi	Typ -20	$AV_{SS5} + 0.5 \text{ LSB}$	Typ +20	mV	Between 0 and 1
Conversion Rate	TS	pi_jj(ANIN)	353	-	1186	KS/s	
Comparison Time	$T_{COMP}$	-	646.8	-	-	ns	Fclk=17MHz, Tclk=58.8ns * 11 clocks
			-	-	2750	ns	AVDD5 = 4.5V...5.5V, Fclk=4MHz, Tclk=250ns * 11 clocks
			-	-	1837	ns	AVDD5 = 3.0V...4.5V, Fclk=6MHz, Tclk=167ns * 11 clocks
Analog input leakage current (during conversion)	$I_{AIN}$	ANn	-1	-	+1	$\mu\text{A}$	$T_A = 25^{\circ}\text{C}$ , $AV_{SS5} < V_I < AV_{DD5}$ , $AV_{RH5}$
			-3	-	+3	$\mu\text{A}$	$T_A \leq 105^{\circ}\text{C}$ , $AV_{SS5} < V_I < AV_{DD5}$ , $AV_{RH5}$
Analog input voltage range	$V_{AIN}$	ANn	$AV_{SS5}$	-	$AV_{RH5}$	V	
Reference voltage range	$AV_{RH5}$	$AV_{RH5}$	$AV_{DD5} - 0.5$	-	$AV_{DD5}$	V	
Power supply current	$I_A$	$AV_{DD5}$	-	2	3.4	mA	A/D Converter active
	$I_{AH}$	$AV_{DD5}$	-	-	6	$\mu\text{A}$	$25^{\circ}\text{C}$ , A/D Converter not operated
			-	-	11	$\mu\text{A}$	$105^{\circ}\text{C}$ , A/D Converter not operated
Reference voltage current	$I_R$	$AV_{RH5}$	-	0.6	1	mA	A/D Converter active
	$I_{RH}$	$AV_{RH5}$	-	-	0.6	$\mu\text{A}$	A/D Converter not operated
Offset between input channels	-	ANn	-	-	4	LSB	

**Note**

24. The accuracy gets worse as  $|AV_{RH5}|$  becomes smaller.

**Minimum Sampling Time**

The minimum sampling time can be calculated from the following formula:

For pins ADC0\_AN0..25:

$$T_{\text{samp}} [\text{min}] = 7.63 \times [ R_{\text{ext}} \times ( C_{\text{ext}} + 16\text{pF} ) + ( R_{\text{ext}} + 1.78\text{k}\Omega ) \times 19\text{pF} ]$$

For Pins ADC0\_AN26..31:

$$T_{\text{samp}} [\text{min}] = 7.63 \times [ R_{\text{ext}} \times ( C_{\text{ext}} + 16\text{pF} ) + ( R_{\text{ext}} + 1.78\text{k}\Omega ) \times 2\text{pF} + ( R_{\text{ext}} + 3.55 \text{ k}\Omega ) \times 19\text{pF} ]$$

**Definition of A/D Converter Terms**

Resolution: Analog variation that is recognized by an A/D converter.

Total error: Difference between the actual value and the ideal value. The total error includes zero transition error, full-scale transition error and linear error.


Nonlinearity error: Deviation between a line across zero-transition line (00 0000 0000 <--> 00 0000 0001) and full-scale transition line (11 1111 1110 <--> 11 1111 1111) and actual conversion characteristics.

Differential linearity error: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

Zero reading voltage: Input voltage which results in the minimum conversion value.

Full scale reading voltage: Input voltage which results in the maximum conversion value.

**Figure 19. Total Error of Digital Output**



**FLASH Memory Program/Erase Characteristics**

( $T_A = -40^{\circ}\text{C}$  to  $105^{\circ}\text{C}$ ,  $V_{DD} = 1.1\text{V}$  to  $1.3\text{V}$ ,  $V_{DP3} = 3.0\text{V}$  to  $3.6\text{V}$ ,  $V_{DP5} = AV_{DD5} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $DV_{CC} = 3.0\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = AV_{SS5} = DV_{SS} = 0\text{V}$ )

**Table 75. Program/erase time for TCFLASH and EEFLASH**

Parameter		Value			Unit	Remarks
		Min	Typ <sup>[25]</sup>	Max		
Sector Erase Time	Small Sector	-	0.3	1.1	s	The internal programming time before the erase procedure starts is included.
	Large Sector	-	0.7	3.7	s	
Macro Erase Time	TCFLASH	-	13.6	68	s	
	EEFLASH	-	2.4	8.8	s	
Word Programming Time		-	12	384	$\mu\text{s}$	

**Note**

25. Typical definition:  $T_A=25^{\circ}\text{C}$  /  $V_{DD}=1.2\text{V}$  / Program/Erase cycle = Immediately after shipment.

**Table 76. Program/Erase cycle and Data Retention time<sup>[26]</sup>**

Program/Erase cycle at each sector		Data Retention time	
Min Value	Unit	Min Value	Unit
1000	cycles	20	years
10000	cycles	10	years
100000	cycles	5	years

**Note**

26. These values were converted from the technology qualification using Arrhenius equation to translate high temperature measurements into normalized values at  $+85^{\circ}\text{C}$ .

**Table 77. Execution Time Limit**

Parameter	Value	Unit
Program Execution Time limit <sup>[27]</sup>	1.3	ms
Macro Erase Execution Time limit	TCFLASH	187.2
	EEFLASH	63
Sector Erase Execution Time limit <sup>[28]</sup>	7.8	s

**Notes**

27. This is the time it takes for the macro to detect a Hang up 1 error when 1 is to be programmed to a memory cell whose memory value is either 0 or X.

28. See the Hardware Manual for an explanation about Flash Timing Limit Exceeded Flags. The time during Sector Erase Suspend (period from Suspend Command Write Cycle to Resume Command Write Cycle) is not included.


### RC Oscillator Frequency

This chapter provides reference values for the RC Configuration Register (SYSC\_RCCFGR) settings. The corresponding oscillator is commonly referred to as the “12 MHz RC Oscillator”, because its typical frequency at the central setting is about 12 MHz, with the SYSC\_RCCFGR:SFREQ bit set to “1”.

When the SYSC\_RCCFGR:SFREQ bit is set to “0”, the central setting corresponds to about 8 MHz.

The default value of SYSC\_RCCFGR:SFREQ is “1” and the default value of SYSC\_RCCFGR:TRM[7:0] is “0xFF”, so the default frequency setting is 16.9 MHz (typical value).


Figure 20. RC Oscillator Frequency at SYSC\_RCCFGR:SFREQ = 0



**Note**

29. The provided function values are not guaranteed and can serve for reference, only. Guaranteed values are listed in [Table 50 on page 351](#).

**Figure 21. RC Oscillator Frequency at SYSC\_RCCFGR:SFREQ = 1**




**Note**

30. The provided function values are not guaranteed and can serve for reference, only. Guaranteed values are listed in [Table 50 on page 351](#).


**ESD Structure between Power Domains**

**Figure 22. ESD Diodes between VDP3, VDD and VSS**







**Figure 23. ESD Diodes between VDP5, VDD and VSS**




**Figure 24. ESD Diodes between VDP5, AVSS5 and VSS**




**Figure 25. ESD Diodes between AVDD5 and AVSS5**



**Figure 26. ESD Diodes between DVCC, DVSS and VSS**



**Figure 27. ESD Diodes between VDP5, AVDD5 and VSS**



## Procedures

### Boundary Scan

Boundary scan is supported using standard IEEE 1149.1 JTAG interface. A 5-pin JTAG connection is available on QFP-176 (production variant), as well as QFP-240 (bond-out variant). Instruction register supported is 5-bits wide, and the standard instructions listed in [Table 78](#) are supported. Any other value of instruction register is reserved, and should not be entered. Entering reserved values can result in indeterminate operation

Boundary scan mode may be entered by setting pins MODE = “1” and MD[0] = “0”.

**Table 78. Standard Instructions**

Instruction Code (in binary)	Instruction	Accessible Data Register	Remarks
'000000'	EXTEST	Boundary scan chain	
'000001'	SAMPLE	Boundary scan chain	
'000010'	PRELOAD	Boundary scan chain	
'000011'	IDCODE	Device ID code register	For MB9DF125 (ATLAS-L), IDCODE is 0x0F153009
'000100'	USERCODE	Device user code register	For MB9DF125 (ATLAS-L), USERCODE is 32-bits long, and is 0xC4AB2012
'000101'	HIGHZ	Boundary scan chain	
'000110'	CLAMP	Boundary scan chain	
'010001'	IO_CNTRL	Boundary scan chain	Command must be followed by 16bit data value: 0x04pp, where “pp” is a pin control setting from <a href="#">Table 79</a> .
'111111'	BYPASS	Bypass register	

**Table 79. IO Control (IO\_CNTRL) Register**

IO_CNTRL															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved	reserved	reserved	reserved	reserved	SEL	I2C	reserved	reserved	reserved	DCPDN	DCPUP	OUTDR[1]	OUTDR[0]	PITILS[1]	PITILS[0]
R0W0	R0W0	R0W0	R0W0	R0W0	RW	RW	R0W0	R0W0	R0W0	RW	RW	RW	RW	RW	RW
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Table 80. IO Control (IO\_CNTRL) Register Bits**

Bit Position	Bit Field Name	Bit Description																														
[15:11]	reserved	Reserved. Always write 0 to these bits.																														
[10]	SEL	Selection of DCPDN, DCPUP, OUTDR and PITILS "0": IO_CNTRL[5:0] are disabled. Input buffers are disabled. "1": IO_CNTRL[5:0] will control IO pads																														
[9]	I2C	Extends IO_CNTRL[3:2], but for I2C IO cell only (see below) "0" : set I2C cell to value selected by IO_CNTRL[3:2] "1" : set I2C cell to "pseudo open drain"																														
[8:6]	reserved	Reserved. Always write 0 to these bits.																														
[5]	DCPDN	Control all pull-down resistors of the IOs Valid if bit [10] is "1" "0" : All pull-downs are disabled "1" : All pull-downs are enabled																														
[4]	DCPUP	Control all pull-up resistors of the IOs Valid if bit [10] is "1" "0" : All pull-ups are disabled "1" : All pull-ups are enabled																														
[3:2]	OUTDR	Output driver strength Valid if bit 10 is "1" Bit selection depends on IO cell type (see <a href="#">IO Circuit Types on page 74</a> )																														
		<table border="1"> <thead> <tr> <th>OUTDR[1:0]</th> <th>BID150</th> <th>BID133</th> <th>SMC</th> <th>I2C</th> </tr> </thead> <tbody> <tr> <td>"00"</td> <td>±5mA±</td> <td>±5mA</td> <td>±5mA</td> <td>±5mA</td> </tr> <tr> <td>"01"</td> <td>±2mA</td> <td>±2mA</td> <td>±2mA</td> <td>±2mA</td> </tr> <tr> <td>"10"</td> <td>±1mA</td> <td>±1mA</td> <td>±1mA</td> <td>±1mA</td> </tr> <tr> <td>"11"</td> <td>-</td> <td>-</td> <td>±30mA</td> <td>-</td> </tr> <tr> <td>x + bit[9] = "1"</td> <td>-</td> <td>-</td> <td>-</td> <td>pseudo open drain</td> </tr> </tbody> </table>	OUTDR[1:0]	BID150	BID133	SMC	I2C	"00"	±5mA±	±5mA	±5mA	±5mA	"01"	±2mA	±2mA	±2mA	±2mA	"10"	±1mA	±1mA	±1mA	±1mA	"11"	-	-	±30mA	-	x + bit[9] = "1"	-	-	-	pseudo open drain
		OUTDR[1:0]	BID150	BID133	SMC	I2C																										
		"00"	±5mA±	±5mA	±5mA	±5mA																										
		"01"	±2mA	±2mA	±2mA	±2mA																										
		"10"	±1mA	±1mA	±1mA	±1mA																										
"11"	-	-	±30mA	-																												
x + bit[9] = "1"	-	-	-	pseudo open drain																												
[1:0]	PITILS	Pin Input Test Input Level Select Valid if bit 10 is "1" "00": Hysteresis "01": Automotive "10": TTL "11": CMOS																														

**Note**

31. When Bit[10] = "0", all input buffers are disabled in Boundary Scan mode. Then, input of data via external pins to the BSR (Boundary Scan Register) is impossible. Therefore, the minimum setting to allow input to the BSR is 0x0400.

**Example procedure for Configuration for Port Input**

1. MODE clipped to '1' and MD[0] clipped to '0'.
2. release JTAG\_NRST and RSTX.
3. JTAG-Instruction IO\_CNTRL (010001)
4. set IO\_CNTRL-reg 10th bit: (e.g. 0000010000000000)
5. JTAG-Instruction SAMPLE. -> Port Input

The serial chain starts with the I/O closest to JTAG\_TDI pin, and ends with the I/O closest to the JTAG\_TDO pin.

Details may be obtained from BSDL files released per package

## Flash Parallel Programming

Flash Parallel Programming (FPP) mode is supported to allow for quick programming/erase of embedded flashes. In this mode program or erase of flash is done using a flash memory programmer directly via external pins. Flash programming is done either in 8-bit or 16-bit mode through the command sequence. Refer Section 4 of Tightly Coupled Flash Chapter of HWM for details of Flash program/erase command sequence. Flash addressing in this mode is direct physical addressing, with higher order bits used for flash macro selection.

In MB9DF125 (ATLAS-L) device, there is one flash macro of 1MB+64KB size and 1 flash macro of 64KB. [Table 81](#) provides the details about flash macro sectoring.

**Table 81. Flash sector information**

Flash Macro	Macro size	Small Sectors (8KB/sector)	Large Sectors (64KB/Sector)
TCFLASH macro 0	1MB + 64KB	8	16
EEFLASH macro	64KB	8	Not Available

[Table 82](#) provides the details about mapping of flash pins to external pins.

**Table 82. Flash Pin Mapping to External Pins**

External Pin Number (QFP-176)	External Pin Number (QFP-240)	External Pin Name	Flash Macro Pin	Function
93	126	P3_24	DFSEL	Flash select signal. Refer <a href="#">Table 86</a> for additional details regarding use of DFSEL.
126	171	X0	FCLK	Flash clock
130	173	MODE	MODE	Mode pin to enter test mode (MODE = '1')
131	175	RSTX	RSTX	Device Reset pin
103	140	P3_32	SMD[0]	Set to '1' when entering FPP mode.
103	141	P1_26	SMD[1]	Set to '1' when entering FPP mode.
105	142	P1_27	MD[2]	Set to '1' when entering FPP mode.
106	143	P1_28	MD[1]	Set to '1' when entering FPP mode.
107	144	P1_29	MD[0]	Set to '1' when entering FPP mode.
98	132	P3_27	FRSTX	External flash reset pin '0' : Reset '1' : Normal operation
99	133	P3_28	FRSTRX	External power enable to flash macro at 5V '0' : Reset '1' : Normal operation
6	8	P1_00	CEX	Flash macro enable '0' : Macro recognizes read/write commands '1' : Neither read operation nor write operation is executed
146	200	P0_50	WEX	Write enable '0' : Macro recognizes read commands '1' : Macro recognizes write commands
147	201	P0_51	BYTEX	Byte access enable '0' : 8-bit write mode '1' : 16-bit write mode

**Table 82. Flash Pin Mapping to External Pins (Continued)**


External Pin Number (QFP-176)	External Pin Number (QFP-240)	External Pin Name	Flash Macro Pin	Function
68	91	P3_33	OEX	Direction control signal for shared pins like data and ECC data '0' : Shared data/ECC data pins are in output mode '1' : Shared data/ECC data pins are in input mode
7	9	P1_01	FA[00]	Flash address
8	10	P1_02	FA[01]	
9	11	P1_03	FA[02]	
10	12	P1_04	FA[03]	
11	13	P1_05	FA[04]	
12	14	P1_06	FA[05]	
13	15	P1_07	FA[06]	
16	19	P1_08	FA[07]	
17	20	P1_09	FA[08]	
18	21	P1_10	FA[09]	
19	22	P1_11	FA[10]	
20	23	P1_12	FA[11]	
21	24	P1_13	FA[12]	
22	25	P1_14	FA[13]	
23	26	P1_15	FA[14]	
26	32	P1_16	FA[15]	
27	33	P1_17	FA[16]	
28	34	P1_18	FA[17]	
29	35	P1_19	FA[18]	
30	36	P1_20	FA[19]	
31	37	P1_21	FA[20]	
32	38	P1_22	GND	
33	39	P1_23	GND	

**Table 82. Flash Pin Mapping to External Pins (Continued)**

External Pin Number (QFP-176)	External Pin Number (QFP-240)	External Pin Name	Flash Macro Pin	Function
150	204	P2_32	DIN[00]/DOR[00]	Shared data input/output
151	205	P2_33	DIN[01]/DOR[01]	
154	211	P2_34	DIN[02]/DOR[02]	
155	212	P2_35	DIN[03]/DOR[03]	
156	213	P2_36	DIN[04]/DOR[04]	
157	214	P2_37	DIN[05]/DOR[05]	
158	215	P2_38	DIN[06]/DOR[06]	
159	217	P2_39	DIN[07]/DOR[07]	
160	218	P2_40	DIN[08]/DOR[08]	
161	219	P2_41	DIN[09]/DOR[09]	
162	220	P2_42	DIN[10]/DOR[10]	
163	221	P2_43	DIN[11]/DOR[11]	
164	222	P2_44	DIN[12]/DOR[12]	
165	223	P2_45	DIN[13]/DOR[13]	
166	224	P2_46	DIN[14]/DOR[14]	
167	225	P2_47	DIN[15]/DOR[15]	
136	190	P0_40	EDIN[00]/EDOR[00]	
137	191	P0_41	EDIN[01]/EDOR[01]	
138	192	P0_42	EDIN[02]/EDOR[02]	
139	193	P0_43	EDIN[03]/EDOR[03]	
140	194	P0_44	EDIN[04]/EDOR[04]	
141	195	P0_45	EDIN[05]/EDOR[05]	
142	196	P0_46	EDIN[06]/EDOR[06]	
70	93	P3_35	ECCA	ECC write access enable '0' : ECC write disable '1' : ECC write enable
144	198	P0_48	RDYR	Internal voltage ready/busy flag at 5V '0' : Busy '1' : Ready
145	199	P0_49	RDY	Flash ready/busy flag
69	92	P3_34	RD64	64-bit read enable 0 : 32-bit read mode 1 : 64-bit read mode

Timing requirements for flash signals are provided in Figure 22 and Table 83 on page 384.

Figure 22. Flash Timing Parameters





**Table 83. Flash Timing Requirements**

Parameter	Symbol	Min. Value	Unit
Cycle Time	tCY	100	ns
Clock High Time	tCWH	25	ns
Clock Low Time	tCWL	25	ns
CEX setup	tSCE	20	ns
CEX hold	tHCE	20	ns
WEX setup	tSWE	20	ns
WEX hold	tHWE	20	ns
RD64 setup	tSRD	20	ns
RD64 hold	tHRD	20	ns
BYTEX setup	tSBW	20	ns
BYTEX hold	tHBW	20	ns
ECCA setup	tSEC	20	ns
ECCA hold	tHEC	20	ns
OEX setup	tSOE	20	ns
OEX hold	tHOE	20	ns
DFSEL setup	tSDF	20	ns
DFSEL hold	tHDF	20	ns
FA setup	tSA	20	ns
FA hold	tHA	20	ns
DIN/EDIN setup	tSI	20	ns
DIN/EDIN hold	tHI	20	ns
RDY output delay	tACY	80	ns
DOR/EDOR output delay	tACC	80	ns
DOR/EDOR hold	tHD	5	ns

### Memory Map

This flash memory consists of 0,2,4,6,8,10,12,14, or 16 sector(s) of 64k byte (large sector) and 8 sectors of 8k byte (small sector). Large sector is composed of 16k word, and small sector is composed of 2k word. 1word data width is 39bit (regular bit: 32bit + ECC parity bit: 7bit) for both large sector and small sector.

### Address Space & Memory Cell Select Address Assignment

The select address assignment is listed below. The assignment in the large sector and that in the small sector differ.

When the small sector (FA[20]=0) is selected, no matter what the values (1/0) of FA[19:16] are, the memory cell to be used is determined according to the values of FA[15:0].

#### ■ Large Sector (0x100000 ~ 0x1FFFFFF)

**Table 84. Large Sector (0x100000 ~ 0x1FFFFFF)**

FA[20]	FA[19:16]	FA[15:2]	FA[1:0]
1	Sector selection (16large sector)	Select a word in the sector (16,384word)	Select a Byte in the word(32bit)

- In read or program mode, an address pin input is ignored as shown below. Apply a given value (1/0) to the corresponding pin. For the correspondence between data output pins and data input pins, see Section and Section .
  - 8bit program mode (BYTEX=0): Ignore none of FA[20:0] and input 8bit selected in FA[20:0].
  - 16bit program mode (BYTEX=1): Ignore FA[0] and input 16bit.
- FPP mode can only output 8 or 16 bit.
- RD64 should always be kept 0.
- BYTEX=0: DQ[7:0] is used
- BYTEX=1: DQ[15:0] is used

#### ■ Small Sector (0x0\*0000 ~ 0x0\*FFFF)

**Table 85. Small Sector (0x0\*0000 ~ 0x0\*FFFF)**

FA[20]	FA[15:13]	FA[12:2]	FA[1:0]
0	Sector selection (8small sector)	Select a word in the sector (2,048word)	Select a Byte in the word(32bit)

The left asterisk mark in the value indicates a given value (except an indeterminate value).

- When small sector is selected (FA[20]=0), input a given value (1/0) to FA[19:16] pins.
- In read or program mode, an address pin input is ignored as shown below. Apply a given value (1/0) to the corresponding pin. For the correspondence between data output pins and data input pins, see Section and Section .
  - 8bit program mode (BYTEX=0): Ignore none of FA[20,15:0] and input 8bit selected in FA[20,15:0].
  - 16bit program mode (BYTEX=1): Ignore FA[0] and input 16bit.
- FPP mode can only output 8 or 16 bit.
- RD64 should always be kept 0.
- BYTEX=0: DQ[7:0] is used
- BYTEX=1: DQ[15:0] is used

**Output Data Table**

In 32-bit read mode, the data is output to different output pins based on the sector-selected lowest address values as shown in Table 86.

**Table 86. Data Output Correspondence Table in Read Bit Modes**

Bit Mode	RD64	Select Address			Data output pins					
		FA[#]	FA[1]	FA[0]	DOR[63:32]	DOR[31:0]	EDOR[13:7]	EDOR[6:0]	DOV[15:8]	DOV[7:0]
64bit	1	1/0	1/0	1/0	Odd. Sector Regular bit 31-0	Even Sector Regular bit 31-0	Odd. Sector Parity bit 6-0	Even Sector Parity bit 6-0	Status 7-0	Status 7-0
32bit	0	1	1/0	1/0	Odd. Sector Regular bit 31-0	X	Odd. Sector Parity bit 6-0	X	Status 7-0	Status 7-0
		0	1/0	1/0	X	Even Sector Regular bit 31-0	X	Even Sector Parity bit 6-0	Status 7-0	Status 7-0

- FA[#] indicates the lowest bit of sector-selected address, i.e. FA[16] when the large sector is selected (FA[n]=1), and FA[13] when the small sector is selected (FA[n]=0).
- Even Sector indicates an even-number-th sector (large sector FA[16]=0 / small sector FA[13]=0). Odd Sector indicates an odd-number-th sector (large sector FA[16]=1 / small sector FA[13]=1).

**Input Data Table**

In 8-bit program mode, the data of the different input pins based on the FA[0] values is programmed as shown in Table 87.

When ECCA=1, is input at the program data input, the data is written to ECC parity bit as well as Regular bit. When ECCA=0 is input at the program data input, the data is written only to Regular bit. In this case, EDIN[6:0] input value is “don’t care,” and regardless of the value, no value is written to ECC parity bit. In the case of erase operation, regardless of input values to ECCA, both Regular bit and ECC parity bit are erased together.

**Table 87. Correspondence Table of Data Input and Memory Cell Bit in Program Bit Modes**

Bit Mode	BYTEX	Write Cycle	Select Address				Data Input pins				
			FA[#]	FA[1]	FA[0]	ECCA	DIN[15:8]	DIN[7:0]	EDIN[6:0]		
16bit	1	Command data input	1/0	1/0	1/0	1/0	any	command data 7-0	any		
		Program data input	1	1	1	1	Odd. Sector Regular bit 31-24	Odd. Sector Regular bit 23-16	Odd. Sector Parity bit 6-0		
					0	0	any	any			
			0	1	1	1	Odd. Sector Regular bit 15-8	Odd. Sector Regular bit 7-0	Odd. Sector Parity bit 6-0		
					0	0	any	any			
		0	1	1	1	1	Even Sector Regular bit 31-24	Even Sector Regular bit 23-16	Even Sector Parity bit 6-0		
					0	0	any	any			
			0	1	1	1	Even Sector Regular bit 15-8	Even Sector Regular bit 7-0	Even Sector Parity bit 6-0		
0	0				any	any					
8bit	0	Command data input	1/0	1/0	1/0	1/0	any	command data 7-0	any		
		Program data input	1	1	1	1	Odd. Sector Regular bit 31-24	any	Odd. Sector Parity bit 6-0		
					0	0	any	Odd. Sector Regular bit 23-16	any		
				0	1	1	1	Odd. Sector Regular bit 15-8	any	Odd. Sector Parity bit 6-0	
						0	0	any	Odd. Sector Regular bit 7-0	any	
				0	1	1	1	1	Even Sector Regular bit 31-24	any	Even Sector Parity bit 6-0
							0	0	any	Even Sector Regular bit 23-16	any
			0		1	1	1	1	Even Sector Regular bit 15-8	any	Even Sector Parity bit 6-0
							0	0	any	Even Sector Regular bit 7-0	any
			0	1	1	1	1	any	any	Even Sector Parity bit 6-0	
						0	0	any	any	any	
				0	1	1	1	1	any	any	Even Sector Parity bit 6-0
							0	0	any	any	any

- "Any" a value of either 1 or 0.
- FA[#] indicates the lowest bit of sector-selected address, i.e. FA[16] when the large sector is selected (FA[n]=1), and FA[13] when the small sector is selected (FA[n]=0). When programming, in both 8bit mode and 16bit mode, program/erase operation is executed per one sector specified by the selected addresses.
- Program Data Input means the 4th write cycle of a program command in the normal operation state and the 2nd write cycle of a program command in the Unlock-bypass state.
- Command Data Input means the write cycles in the write command sequence other than those mentioned above in which program data is input.

### Flash address mapping in FPP

However, device level memory map differs from actual physical address to flash macro. Hence, it is expected that the flash parallel programmer must translate CPU mode addressing to actual physical address to flash. Hence, CPU execution code must be located at physical addresses that are mapped to the CPU mode addresses.

Translation of CPU mode address to actual physical address differs based on whether small or large sectors are accessed. Address translation for small sectors of TCFLASH macro 0 is as shown in [Table 88](#).

**Table 88. TCFlash Small Sectors Address Translation**

Flash Address Bit	CPU Address Bit
FA[20]	0
FA[19]	0
FA[18]	0
FA[17]	0
FA[16]	0
FA[15]	ADDR[15]
FA[14]	ADDR[14]
FA[13]	ADDR[02]
FA[12]	ADDR[13]
FA[11]	ADDR[12]
FA[10]	ADDR[11]
FA[09]	ADDR[10]
FA[08]	ADDR[09]
FA[07]	ADDR[08]
FA[06]	ADDR[07]
FA[05]	ADDR[06]
FA[04]	ADDR[05]
FA[03]	ADDR[04]
FA[02]	ADDR[03]

**Table 88. TCFlash Small Sectors Address Translation**

Flash Address Bit	CPU Address Bit
FA[01]	ADDR[01]
FA[00]	ADDR[00]

Address translation for large sectors of TCFlash is shown in [Table 89](#).

**Table 89. TCFlash Large Sectors Address Translation**

Flash Address Bit	CPU Address Bit
FA[20]	1
FA[19]	ADDR[20]
FA[18]	ADDR[19]
FA[17]	ADDR[18]
FA[16]	ADDR[02]
FA[15]	ADDR[17]
FA[14]	ADDR[16]
FA[13]	ADDR[15]
FA[12]	ADDR[14]
FA[11]	ADDR[13]
FA[10]	ADDR[12]
FA[09]	ADDR[11]
FA[08]	ADDR[10]
FA[07]	ADDR[09]
FA[06]	ADDR[08]
FA[05]	ADDR[07]
FA[04]	ADDR[06]
FA[03]	ADDR[05]
FA[02]	ADDR[04]
FA[01]	ADDR[01]

## Flash Power On Sequence

Prior to entering flash parallel programming mode, the sequence mentioned below must be followed:

1. Apply following constant pin setting: MODE = 1 and MD[2:0] = 111. The pins for MD[2:0] have pull-up, thus can be left open.
2. Assert RSTX = 0 and JTAG\_nTRST = 0. The pin JTAG\_nTRST has pull-down, so it will be kept in reset by the device if it is left open. Asserting FRSTX = 0 and FRSTRX = 0 is optional. This is done internally at device startup.
3. Ramp up the power supply (please refer to device specific datasheet for power supply sequence) and wait till all power supplies (VDP5, VDP3 & VDD) are stable
4. Wait for at least 500ns after all power supplies are stable.
5. De-assert RSTX= 1, also deassert FRSTX = 1 and FRSTRX = 1 if those were asserted before.
6. Wait until Flash Parallel Programming mode is entered by the bootROM program (boot time). Wait time should be  $\geq 2.5$  ms after RSTX release. Note that the wait time is necessary because RDY pin is High-Z before FPP mode is entered. Looking at RDY (which has pull-up) alone would cause mis-interpretation before that time is elapsed.
7. Flash access is possible after RDY pin goes to "1". Clock supply is needed for monitoring RDY.

RDY pin is pseudo open drain and thus needs a pull-up resistor. That makes it possible to program multiple devices at once by

using wired-AND of the RDY outputs, to detect when slowest device becomes ready.

Failure to follow the above sequence can result in indeterminate behavior. Once the above sequence is completed, flash parallel programming mode may be entered.

Flash parallel programming mode standard usage:

Entering FPP by releasing RSTX while keeping

- MODE = '1'
- MD[1] = '1', MD[0] = '1'
- SMD[2] = '1', SMD[1] = '1', SMD[0] = '1'


Furthermore, Flash parallel programming mode may be entered using 2 options:

1. Setting MCFG\_DTAR:FPPREQ
2. Setting MCFG\_TSR:MD = 'XXX111', and MCFG\_TSR:SMD = '11111'

Once flash parallel mode is requested, the bit SYSC\_MCR:FPPEN is set, which enables entry to FPP mode. However, it must be noted that FPP access must also be enabled in Security Description Record (SDR) (see HWM).

The external programmer must also take care to program ECC bits for flash data contents. This also applies to flash erase, where bit flipping (XOR with 0x73) is to be performed to handle ECC checking for erased flash.

Figure 23. Power On Sequence



**Table 90. Timing Parameters Related to Power ON Sequence**

Parameter	Symbol	Value		Unit
		Min	Max	
Hardware Reset(FRSTX=0) period	tRP	440	-	ns
FRSTRX fall to RDYR fall access	tARYR	-	16	ns
FRSTX fall to RDY reset	tARY	-	8	ns
FRSTRX rise to RDYR rise access	tREGRDYR	-	80	ns
FRSTRX rise to RDY rise access	tREGRDY	-	80	ns

### Debug and Trace

A standard 5-pin JTAG interface is supported for debug and trace. Conventional debug (core halted, and invasive) as well as trace debug (core not halted and non-invasive) are supported. The procedures for debug and trace rely on ARM Coresight technology. The salient features for debug are:

- Secure mode entry for debugger
- Up to 8 breakpoints, or 8 watchpoints

Tracing support is provided on both packages as shown below:

- QFP-176: 4-bit and 8-bit trace data shared with resources.
- QFP-240: 4-bit, 8-bit and 16-bit trace data with dedicated trace pins

Trace port to pin mapping in QFP-176 and QFP-240 packages is shown in [Table 91](#).

**Table 91. Trace Port to External Pin Mapping**

Shared Pin Number (QFP-176)	External Pin Number (QFP-240)	External Pin Name	Trace Port
106	109	TRACECTL	CTL
107	110	TRACECLK	CLK
104	48	TRACE[00]	TRACE[00]
105	51	TRACE[01]	TRACE[01]
46	55	TRACE[02]	TRACE[02]
47	56	TRACE[03]	TRACE[03]
48	65	TRACE[04]	TRACE[04]
66	68	TRACE[05]	TRACE[05]
67	103	TRACE[06]	TRACE[06]
-	106	TRACE[07]	TRACE[07]
-	116	TRACE[8]	TRACE[08]
-	118	TRACE[9]	TRACE[09]
-	123	TRACE[10]	TRACE[10]
-	128	TRACE[11]	TRACE[11]
-	135	TRACE[12]	TRACE[12]
-	145	TRACE[13]	TRACE[13]
-	156	TRACE[14]	TRACE[14]
-	161	TRACE[15]	TRACE[15]

Package QFP-176 has no dedicated trace pins. See [Table 18](#) for relevant pins and the corresponding settings for their activation.

In general, additional information regarding debug and trace methodology can be obtained from Coresight TRM provided by ARM Limited. However, an additional characteristic is the support of security feature to prevent unauthorized access through the debug port. At the time of initiating the debugger access, it is necessary to transmit a security key. The security key can only be transmitted once after reset. If a wrong key is entered, further accesses are disabled, and the only method to regain access is through application of external reset.

In the device, trace support is provided for the following components/busses:

1. Embedded Trace Macro (ETM) and Instrumentation Trace Macro (ITM) for processor core
2. Independent AHB bus trace macro (HTM) for up to 8 buses. Refer [Table 92](#) on page 391 for details

Further, Cross Trigger Interface (CTI) macros are included to support cross triggering among all the above macros.

**Table 92. HTM Trace Sources**

Bus	Width (bits)	Source ID
DMA Master	64	1
PERI4 master	32	2
MEMORY_CONFIG slave	64	3
MCU_CONFIG slave	32	4
PERI5 slave	32	5
PERI3 slave	64	6
PERI4 slave	32	7
HSSPI slave	32	8
EBI slave	32	9

Power domain on/off status information can be obtained through debug port by accessing register on memory mapped address 0xB0509400. This provides an easy method to obtain information on current state of power domains, without the need to access device level internal registers. Refer [Table 93](#) for details.

**Table 93. Power Domain Status Information for Debugger**

Bit Number	Function
31:3	Reserved
2	PD4 on/off status '0' : Power domain is off '1' : Power domain is on
1	PD3 on/off status '0' : Power domain is off '1' : Power domain is on
0	PD2 on/off status '0' : Power domain is off '1' : Power domain is on

In the QFP-240 pin package, trace data width settings are configurable on the non-shared pins through register at memory mapped address 0xB0509404. This is highlighted in [Table 94](#) on page 391.

**Table 94. Trace Width Setting on QFP-240 Package**

Bit Number	Function
31:7	Reserved
6	'1' : Trace clock (CLK) is driven on pin
5	'1' : Trace control (CTL) is driven on pin
4	'1' : bits 31 to 16 of trace data are driven on pins
3	'1' : bits 15 to 8 of trace data are driven on pins
2	'1' : bits 7 to 4 of trace data are driven on pins
1	'1' : bits 3 to 2 of trace data are driven on pins
0	'1' : bits 1 to 0 of trace data are driven on pins



## Handling Devices

### Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage higher than ( $V_{DD}$ ,  $V_{DP3}$  or  $V_{DP5}$ ) or less than ( $V_{SS}$ ) is applied to an input or output pin or if a voltage exceeding the rating is applied between the power supply pins and ground pins. If latch-up occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Therefore, be very careful not to apply voltages in excess of the absolute maximum ratings.

### Handling of Unused Input Pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistor ( $2k\Omega$  to  $10k\Omega$ ) or enable internal pullup or pulldown resistors (PUE/PDE) before the input enable (PIE) is activated by software. The pins of circuit type MODE can be connected to  $V_{SS}$  or  $V_{DP5}$  directly.

### Power Supply Pins

In FCR4 series, devices including multiple power supply pins and ground pins are designed as follows: pins necessary to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. All of the power supply pins and ground pins must be externally connected to the power supply and ground respectively in order to reduce unnecessary radiation, to prevent strobe signal malfunctions due to the ground level rising and to follow the total output current ratings. Furthermore, the power supply pins and ground pins of the FCR4 series must be connected to the current supply source via a low impedance.

It is also recommended to connect a ceramic capacitor of approximately  $0.1 \mu\text{F}$  as a bypass capacitor between power supply pin and ground pin near this device.

If  $DV_{CC}$  is not set to the same voltage level as  $AV_{DD5}$ , the ZPD functionality of SMC pins cannot be used.

Refer to the “ADC\_SMC connection” section of the Hardware Manual for more information.

### Power on Sequence


At any time, the difference between the power supply pins belonging to the same voltage level must not exceed 0.5V. This especially applies to the power on sequence. Otherwise, the risk of latchup will increase. [Figure 24](#) shows the power on sequence and the groups of power supply that might be used, depending on the actual application.

Furthermore,  $V_{DP5}$  supply must be switched on before any other power supply or at least at the same time.

The following conditions must be fulfilled at any moment:

1. The voltage of  $V_{DP5}$  must be higher or equal than the voltage on  $AV_{DD5}$  and  $AV_{RH5}$ .
2. The voltage of  $V_{DP3}$  must be higher or equal than the voltage on  $V_{DD}$ . In particular,  $V_{DP3}$  must not be switched off for saving power.
3. The supply voltage for MODE and RSTX pins must reach the minimum operational value before switching on core voltage supply.

Figure 24. Power on Sequence



**Pin State During Active External Reset**

Table 95 shows the state of output/bidirectional pins during External Reset. For subsequent reset or power saving states, the pin state can be programmed according to the possibilities listed in HWM. Before software execution is started, however, the user must pay attention to the listed behavior.

**Table 95. Pin State During Active External Reset**

Pin Type	Reset State
JTAGO	HIZ
BIDI50	HIZ
BIDI33	HIZ
SMC	HIZ
I2C	HIZ

**Crystal Oscillator Circuit**

Noise in proximity to the X0/X0A and X1/X1A pins can cause the device to operate abnormally. Printed circuit boards should be designed so that the X0/X0A and X1/X1A pins, and crystal oscillator, as well as bypass capacitors connected to ground, are located near the device and ground.

It is recommended that the printed circuit board layout be designed such that the X0/X0A and X1/X1A pins are surrounded by ground plane for the stable operation.

Please request the oscillator manufacturer to evaluate the related characteristics of the crystal and this device.


**Notes on Using External Clock**

*Opposite Phase Clock Supply: Oscillation Mode*

When using the external clock, it is possible to simultaneously supply the X0/X0A and X1/X1A pins. In the described combination X0/X0A should be supplied with a clock signal which has the opposite phase to the X1/X1A pins. However, in this case the stop mode (oscillation stop mode) must not be used (This is because the X1/X1A pin stops at "H" output in STOP mode).

With opposite phase supply at XTAL0/X0 and XTAL1/X1, a frequency up to 16 MHz is possible.


**Figure 25. Example of Using Opposite Phase Supply**



*Single Phase Clock Supply*

For lower frequencies, up to 4 MHz, it is possible to supply a single phase clock at X0.

**Figure 26. Example of Using Single Phase Supply**




*Single Phase Clock Supply: Fast Clock Input Mode*

When a high frequency clock needs to be fed, it is possible to directly supply a single phase clock at X0. For this mode:

- SYSC\_SPCCFGR:FCIMEN bit must be set to "1".
- Input clock must have 50% duty cycle.

**Figure 27. Example of Using Fast Clock Input Mode**



**Unused Sub Clock Signal**

If the pins X0A and X1A are not connected to an oscillator, a pull-down resistor must be connected on the X0A pin and the X1A pin must be left open.

**Errata**

This section describes the errata for the Atlas-L, MB9DF125PMC-GSE2, MB9DF125EPMC-GSE2, MB9DF125BPMC-GSE2, and MB9DF125EBPMC-GSE2. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability. Contact your local Cypress Sales Representative if you have questions.

Product Status: In Production

The following table defines the errata applicability to available Atlas-L, MB9DF125PMC-GSE2, MB9DF125EPMC-GSE2, MB9DF125BPMC-GSE2, and MB9DF125EBPMC-GSE2. An "X" indicates that the errata pertains to the selected device.

Items	Part Number	Fix Status
[1]. TCFlash Programming	MB9DF125PMC-GSE2 MB9DF125EPMC-GSE2 MB9DF125BPMC-GSE2 MB9DF125EBPMC-GSE2	No silicon fix planned. Use workaround.
[2]. 3V IO Domain ESD Diode		No silicon fix planned. Use workaround.
[3]. IRQ Unit Register Read Timing Issue		No silicon fix planned. Use workaround.
[4]. Flash Erase Suspend Internal		No silicon fix planned. Use workaround.
[5]. IUNIT Interrupt Handling Problem		No silicon fix planned. Use workaround.
[6]. IUNIT Nesting Level Status Problem		No silicon fix planned. Use workaround.
[7]. 1.2V LVD VDP3 Supply Problem		No silicon fix planned. Use workaround.
[8]. SCT Compare Value Update Limitation		No silicon fix planned. Use workaround.
[9]. Clock Supervisor Disable-Enable Problem		No silicon fix planned. Use workaround.
[10]. SCT Compare Value Update Limitation		No silicon fix planned. Use workaround.
[11]. Flash Execution Limitation		No silicon fix planned. Use workaround.
[12]. Automatic ADC Input Disable Problem		No silicon fix planned. Use workaround.
[13]. RTC Configuration Synchronisation Problem		No silicon fix planned. Use workaround.
[14]. PSS Wakeup Problem		No silicon fix planned. Use workaround.
[15]. Undefined Port Pin State while Core Supply (VDD) is Unavailable	MB9DF125PMC-GSE2 MB9DF125EPMC-GSE2	Redesign planned.

## 1. TCFIash Programming

### ■ Problem Definition

A problem was found in the logic of the TCFIash Interface in the MB9DF125 series. Because of this problem the behaviour of the TCFIash programming is not working as specified. This problem is called 'TCFIash programming Problem'.

### ■ Parameters Affected

All part numbers of the MB9DF125 series are affected.

### ■ Trigger Condition(s)

Programming the TCFIash with ECC is not possible with 16 bit access sequences

### ■ Root Cause

Data abort of 16-bit programming sequence.

### ■ Scope of Impact

Not applicable

### ■ Workaround

In order to handle ECC calculation and Flash writes, Flash write in CPU mode is restricted to 32-bit mode.

### ■ Fix Status

There is no plan to change this behavior for MB9DF125 series.

## 2. 3V IO Domain ESD Diode

### ■ Problem Definition

A problem was found in the specific use-case of switching off the VDP3 supply (3V IO domain) in the MB9DF125 series.

Due to an ESD diode between VDD (core supply) and VDP3 (3V IO domain supply) the voltage on VDP3 does not reach 0V even if not supplied.

External components connected to same supply as VDP3 will be supplied with a voltage around 0.55V from VDD supply, hence power saving target in standby modes may not be achieved. This problem is called '3V IO domain ESD diode'.

### ■ Parameters Affected


All part numbers of the MB9DF125 series are affected.

### ■ Trigger Condition(s)

The problem occurs if the supply of the 3V IO domain (VDP3) is switched off.

### ■ Root Cause

There is an ESD diode between VDD and VDP3 in the core supply cell to protect VDD against ESD overvoltage.



In case VDP3 supply is switched off then VDP3 is supplied by VDD -  $U_{th}$  (threshold voltage of diode) which is around  $1.2V - 0.65V = 0.55V$ .

■ **Scope of Impact**

Not applicable

■ **Workaround**

- Keep 3V power on in standby modes, or
- Switch 3V power off in standby modes, and use separated supplies of MCU and external components to avoid external components being supplied via ESD diode, or
- Switch 3V power off in standby modes, and use same supply of MCU and external components, but do not exceed the maximum current limit of forward-biased diode which is 4mA, i.e. current on VDP3 must not exceed 4mA in that case.

■ **Fix Status**

There is no plan to change this behavior for MB9DF125 series.

**3. IRQ Unit Register Read Timing Issue**

■ **Problem Definition**

A timing problem was found in the Interrupt Unit (aka IRQ-Unit or I-Unit) on the MB9DF125 series. Due to this problem data from I-Unit registers may be invalid when read at CLK\_MEM\_I\_PD3 frequencies higher than 64MHz (even though CLK\_MEM\_I\_PD3 maximum frequency is specified up to 128MHz).

Not affected by this timing issue are

- Write accesses to Interrupt Unit
- IRQ vector address transfer to CPU via ARM VIC port (if enabled)

This problem is called 'IRQ Unit register read timing issue'.

■ **Parameters Affected**

All part numbers of the MB9DF125 series are affected.

■ **Trigger Condition(s)**

- The problem may occur at the following conditions:
- CLK\_MEM\_I\_PD3 is set to more than 64MHz, and
- Data is read from I-Unit addresses (0xB0400000 - 0xB0400D57) or IRQ0\_NMIVAS mirror register at address 0xFFFEFBFC

Since occurrence of this timing issue is depending on logic path delays the probability of reading invalid data is increasing with:

- Higher temperature conditions than room temperature
- Lower voltage conditions on VDD supply than nominal 1.2V
- Wafer process slow conditions

■ **Root Cause**

The root cause for this problem is a misinterpretation of the internal specification document, which states that one wait cycle is inserted in AHB read transactions while reading of all registers of the interrupt controller module. In the RTL design there is one additional wait cycle added on the AHB bus, but internally, there was just one pipeline register added to the register read paths. With this, the valid read data is captured after one clock cycle, and then simply delayed by another clock cycle. For creating the timing constraining of the interrupt controller module, it was wrongly assumed that the register read data actually has two clock cycles 'time' until it is being captured (and then output to the AHB bus). This assumption then led to the incorrect introduction of a multicycle\_path definition in the timing constraints file, which effectively causes a frequency relaxation of a factor of 2 for all register read accesses to interrupt controller registers.

■ **Scope of Impact**

Not applicable

■ **Workaround**

Refer to [“Workaround for IRQ Unit Register Read Timing Issue”](#) on page 412.

■ **Fix Status**

Cypress is proposing [“Workaround for IRQ Unit Register Read Timing Issue”](#) on page 412. Hardware redesigns are not planned.

#### 4. Flash Erase Suspend Internal

##### ■ Problem Definition

The functional limitation was found with Flash memory implemented in the MB9DF125 series. Data may not be read correctly irrespective on the state of erase suspend after the sector erase suspend command is issued to the Flash memory during sector erase.

##### ■ Parameters Affected

All part numbers of the MB9DF125 series are affected.

##### ■ Trigger Condition(s)

The limitation may occur under the all of following conditions are met:

- The sector erase suspend command is issued during sector erase.
- After it is shifted to the sector erase suspend state, the read operation from the same Flash memory is performed.

##### ■ Details of the Limitation

Data may not be read correctly irrespective of the large sectors or small sectors if the following operations are executed in

- The sector erase suspend command is issued to the flash memory during sector erase.
- After the state of the sector erase suspend is completed, the reading operation for the flash memory (instruction read or data read) is performed.

In this case the read data are undefined. After this read data will remain undefined until the sector erase resume command is issued. Combination of operating conditions for flash memories is the following table.

**Table 96. Combination of Operating Conditions for Flash Memories**

	Flash memory to which the sector erase suspend command is issued	Flash memory from which data is read	Read value of data in the sector erase suspend state
1	TC Flash-A	TC Flash-A	Undefined
2	TC Flash-B	TC Flash-B	Undefined
3	EE Flash	EE Flash	Undefined
4	TC Flash-A	TC Flash-B / EE Flash	Normal
5	TC Flash-B	TC Flash-A / EE	Normal
6	EE Flash	TC Flash-A / TC Flash-B	Normal

##### Causes of the Limitation

The flash memory control circuit consists of the following two circuits:

- The circuit to control automatic algorithm execution for sector erase operation.
- The circuit, which receives the sector erase suspend command from the above mentioned circuit, to stop the automatic algorithm execution and to switch to the state where the read operation is enabled.

In this case, the circuit to switch the state have a problem, so it cannot to be changed to the state of read operation in case of receiving the sector erase suspend command.

##### ■ Scope of Impact

Not applicable

##### ■ Workaround

Refer to “[Workaround for Flash Erase Suspend Internal](#)” on page 419.

##### ■ Fix Status

Cypress is proposing software workaround specified in “[Workaround for Flash Erase Suspend Internal](#)” on page 419. Hardware redesigns are not planned.

## 5. IUNIT Interrupt Handling Problem

### ■ Problem Definition

A problem was found in the logic of the IUNIT in MB9DF125 series. Because of this problem the IUNIT is not working as specified. This problem is called 'IUNIT Interrupt Handling Problem'.

#### □ IRQ Priority Level Mask:

If enabled IRQ[n] is selected by the priority encoder (no other interrupt with higher priority pending and  $IRQ0\_IRQPLn < IRQ0\_IRQPLM$ ) and  $IRQ0\_IRQPLM$  is changed to  $IRQ0\_IRQPLM ? IRQ0\_IRQPLn$  while the interrupt unit is waiting for the CPU to read the interrupt vector address, the interrupt hold status for IRQ[n] in  $IRQ0\_IRQHSn$  is not set.

- If IRQ[n] is active and  $IRQ0\_IRQPLM$  is set to  $IRQ0\_IRQPLM > IRQ0\_IRQPL[n]$  before the interrupt flag at the peripheral is cleared and no enabled interrupt with high priority was asserted then IRQ[n] will be selected again for interrupt service.
- If IRQ[n]/IRQ[m] is active and  $IRQ0\_IRQPLM$  is set to  $IRQ0\_IRQPLM > IRQ0\_IRQPL[m] > IRQ0\_IRQPL[n]$  after the interrupt flag at the peripheral asserting IRQ[n] is cleared and no enabled interrupt with higher priority was asserted then IRQ[n] will be nested by IRQ[m].

#### □ IRQ/NMI Priority Level:

$IRQ0\_IRQPL0\sim127$ ,  $IRQ0\_NMIPL0\sim7$  are changed during interrupt priority evaluation.

- Wrong IRQ/NMI interrupt number and vector (even the number and vector of a non-existing IRQ/NMI interrupt) can be handed over to the CPU.
- One IRQ/NMI interrupt is executed, but the hold status bit of another IRQ/NMI interrupt (or no hold status bit or several hold status bits) may get set.

#### □ IRQ/NMI Hold clear:

$IRQ0\_IRQHC$ ,  $IRQ0\_NMIHC$  are written during interrupt priority evaluation.

- Wrong IRQ/NMI interrupt number and vector (even the number and vector of a non-existing IRQ/NMI interrupt) can be handed over to the CPU.

#### □ $IRQ0\_IRQHC$ byte write access:

8-bit (byte) width write access to  $IRQ0\_IRQHC$  register triggers the hold clear of partly specified IRQ number.

### ■ Parameters Affected

All part numbers of the MB9DF125 series are affected.

### ■ Trigger Condition(s)

1. Enabled IRQ[n] is selected for interrupt service (no other interrupt with higher priority pending and  $IRQ0\_IRQPLn < IRQPLM$ ) and  $IRQ0\_IRQPLM$  is changed to equal or lower value than  $IRQ0\_IRQPLn$  before  $IRQ0\_IRQHS$  is set (point in time when CPU reads the interrupt vector address).
2. Priorities of active IRQ/NMI are changed during interrupt priority evaluation.
3. IRQ/NMI Hold Bit is cleared during interrupt priority evaluation.
4.  $IRQ0\_IRQHC$  write access with 8-bit access width.

### ■ Root Cause

1. Not all inputs of priority encoder are latched during interrupt processing (period from start of priority evaluation until handover to CPU), in this case priority level mask  $IRQ0\_IRQPLM$ .
2. Not all inputs of priority encoder are latched during interrupt processing (period from start of priority evaluation until handover to CPU), in this case priority level  $IRQ0\_IRQPL0\sim127$ , resp.  $IRQ0\_NMIPL0\sim7$ .
3. Not all inputs of priority encoder are latched during interrupt processing (period from start of priority evaluation until handover to CPU), in this case hold status  $IRQ0\_IRQHS0\sim15$  cleared by  $IRQ0\_IRQHC$ , resp.  $IRQ0\_NMIHS$  cleared by  $IRQ0\_NMIHC$ .
4. Write strobes for the relevant 2 Bytes of  $IRQ0\_IRQHC$  are evaluated by OR instead of AND which causes byte write access effects change on full 16 Bit.

### ■ Workaround

Refer to “[Workaround for IUNIT Interrupt Handling Problem](#)” on page 420.

### ■ Fix Status

Cypress is proposing above software workaround specified in “[Workaround for IUNIT Interrupt Handling Problem](#)” on page 420. Hardware redesigns are not planned.



## 6. IUNIT Nesting Level Status Problem

### ■ Description

A problem was found in the logic of the IUNIT on MB9DF125 series. Because of this problem the IUNIT Nesting Level Status Register (IRQ0\_NESTL) is not working as specified.

This problem is called 'IUNIT Nesting Level Status Register Problem'.

Part numbers are listed below.

### ■ Problem Conditions

At least one of the following conditions must occur:

- Handover of IRQ vector address to CPU (by VIC protocol) and clearing of IRQ Hold status (by CPU executing ISR) occurs in the same clock cycle
- Handover of NMI vector address to CPU (by CPU reading the IRQ0\_NMIVAS register) occurs one clock cycle before clearing of NMI Hold status (by CPU executing NMI handler).

### ■ Affected Devices

All part numbers of the MB9DF125 series are affected.

### ■ Root Cause

IRQ0\_NESTL:IRQNL:

If handover of IRQ vector address to CPU (by VIC protocol) and clearing of IRQ Hold status (by CPU executing ISR) occurs in the same clock cycle, then IRQ0\_NESTL:IRQNL is incremented (if it is =0) or decremented (if it is !=0), but its value should not be changed.

IRQ0\_NESTL:NMINL:

If handover of NMI vector address to CPU (by CPU reading the IRQ0\_NMIVAS register) occurs one clock cycle before clearing of NMI Hold status (by CPU executing NMI handler) then IRQ0\_NESTL:NMINL is incremented (if it is =0) or decremented (if it is !=0), but its value should not be changed.

### ■ Workaround

Do not evaluate the value returned by reading IUNIT Nesting Level Status Register (IRQ0\_NESTL).

If software needs information about the current nesting level, a variable counter can be implemented which is incremented/decremented in the interrupt handler entry/exit code.

### ■ Fix Status

Cypress is proposing above software workaround. Hardware redesigns are not planned.

## 7. 1.2V LVD VDP3 Supply Problem

### ■ Description

A problem was found in the MB9DF125 series in the behaviour of the 1.2V Low Voltage Detection (1.2V LVD, which is supervising the 1.2V core supply VDD) which is linked to the VDP3 supply voltage.

Because of this problem the 1.2V LVD may not output power-good even if VDD supply is above set limit of LVD.

This may cause prevention of system startup after power-on and reset release and/or wrong 1.2V LVD behavior (Reset/Interrupt) at RUN and PSS mode.

This problem is called '1.2V Low Voltage Detection – VDP3 Supply problem'.

Part numbers are listed below.

### ■ Problem Conditions

The problem may occur at the following conditions:

- VDD is above set limits of 1.2V LVD (set by default to 0.8V lower limit at reset)
- 1.2V LVD is enabled (enabled by default at reset)
- VDP3 supply is smaller than 2.2V

### ■ Affected Devices

All part numbers of the MB9DF125 series are affected.

■ **Root Cause**

The band-gap reference (BGR) of 1.2V LVD (supervising 1.2V core supply VDD) is connected to VDP3 supply.  
If VDP3 supply is <2.2V then 1.2V LVD may not output power-good even if VDD supply is above set limit of LVD.

■ **Workaround**

Keep VDP3 supply  $\geq 2.2V$  for correct operation of 1.2V LVD (at device startup and in RUN/PSS modes).

If 1.2V LVD is disabled at

- RUN mode SYSC\_RUNLVDCFGR.LVDE12 := 0, and
- PSS mode: SYSC\_PSSLVDCFGR.LVDE12 := 0

then VDP3 can be lower than 2.2V, but consider behavior as described in CI707-00025-E\_FCR4\_3V\_IO\_Domain\_ESD\_Diode.

■ **Fix Status**

There is no plan to change this behaviour for MB9DF125 series.

**8. SCT Compare Value Update Limitation**

■ **Description**

A problem was found in the Slow RC, RC, Main and Sub Source Clock Timer in the MB9DF125 series.

This problem is called “SCT compare value update limitation”.

In case a new compare value SYSC\_SRCSCCTCPR\_CMPR is captured triggered by writing ‘1’ to SYSC\_SRCSCCTTRG\_CGCPPT it could happen that the Slow RC Source Clock Timer Counter is set to an arbitrary value.

In case a new compare value SYSC\_RCSCCTCPR\_CMPR is captured triggered by writing ‘1’ to SYSC\_RCSCCTTRG\_CGCPPT it could happen that the RC Source Clock Timer Counter is set to an arbitrary value.

In case a new compare value SYSC\_MAINSCCTCPR\_CMPR is captured triggered by writing ‘1’ to SYSC\_MAINSCCTTRG\_CGCPPT it could happen that the Main Source Clock Timer Counter is set to an arbitrary value.

In case a new compare value SYSC\_SUBSCCTCPR\_CMPR is captured triggered by writing ‘1’ to SYSC\_SUBSCCTTRG\_CGCPPT it could happen that the Sub Source Clock Timer Counter is set to an arbitrary value.

□ **Parameters Devices**

All part numbers of the MB9DF125 series are affected.

□ **Problem Conditions**

Problem may occur for Slow RC Source Clock Timer if all of the following conditions are met:

- SRC source clock timer runs with compare value “old value”
- SYSC\_SRCSCCTCPR\_CMPR is set to “new value”
- SYSC\_SRCSCCTTRG\_CGCPPT set to ‘1’ trigger compare value update
- Bitwise AND of “new value” and “old value” is equal to 0 and neither “new value” nor “old value” equal to 0.

By hard reset “old value” is initialized to 0x0001.

Problem may occur for RC Source Clock Timer if all of the following conditions are met:

- RC Source Clock Timer runs with compare value “old value”
- SYSC\_
- RCSCCTCPR\_CMPR is set to “new value”
- SYSC\_
- RCSCCTTRG\_CGCPPT set to ‘1’ trigger compare value update
- Bitwise AND of “new value” and “old value” is equal to 0 and neither “new value” nor “old value” equal to 0.

By hard reset “old value” is initialized to 0x001E.

Problem may occur for Main Source Clock Timer if all of the following conditions are met:

- Main Source Clock Timer runs with compare value “old value”
- SYSC\_MAIN
- SCTCPR\_CMPR is set to “new value”
- SYSC\_MAIN
- SCTTRG\_CGCPPT set to ‘1’ trigger compare value update
- Bitwise AND of “new value” and “old value” is equal to 0 and neither “new value” nor “old value” equal to 0.

By hard reset “old value” is initialized to 0x1000.

Problem may occur for Sub Source Clock Timer if all of the following conditions are met:

- Sub Source Clock Timer runs with compare value “old value”
- SYSC\_SUBSCTCPR\_CMPR is set to “new value”
- SYSC\_SUBSCTTRG\_CGCPT set to ‘1’ trigger compare value update
- Bitwise AND of “new value” and “old value” is equal to 0 and neither “new value” nor “old value” equal to 0.

By hard reset “old value” is initialized to 0x0400.

□ **Cause of Failure**

The current implementation of the Source Clock Timer generates an asynchronous reset for the Source Clock Timer Counter in case the updated compare value is 0. This condition could be met for a short period of time when the compare value register in the Source Clock Timer capture the new compare value and generate a glitch at the reset of the counter registers. The width of this glitch does not guarantee a valid reset. As a result of this glitch it is unpredictable which of the counter register bits is reset and which not.

□ **Workaround**

For changing the compare value of a Source Clock timer from effective “old value” to a “new value” ensure that following conditions is true.

- “old value” & “new value” != 0

□ **Fix Status**

There is no plan to change this behaviour for MB9DF125 series.

## 9. Clock Supervisor Disable-Enable Problem

### ■ Description

A problem was found MB9DF125 series in the behavior of the Clock Supervisor (CSV).

Sporadically when re-enabling a CSV, a reset/NMI is triggered by the CSV even if the observed frequency is in the permitted range. This phenomenon can only happen, if the CSV had already been used since the last hard reset.

Affected are all Clock Supervisor instances:

- Main Oscillator CSV
- Sub Oscillator CSV
- Main PLL CSV
- SSCG PLL CSV

### ■ Parameters Affected

All part numbers of the MB9DF125 series are affected.

### ■ Problem Conditions

Problem occurs if all of the following conditions are met:

- The CSV had been running, then got disabled and is re-enabled again
- The sequence above has not been interrupted by any hard reset

The typical use case leading to the occurrence of the problem may be the supervising of clocks which are active in RUN state and switched off during power-save state (PSS), e.g. Main Oscillator and Main PLL.

#### □ Cause of Failure

The CSV does not reset internal counters, when it is disabled.

After re-enabling the CSV it starts from the previous position and it is possible that it detects the observed frequency being out of range, although it is inside.

Due to desired short reaction time the error counters do not tolerate some additional margin at its start-up condition.

❑ **Workaround**

- Do not disable and re-enable the CSV
- Trigger a hard reset before enabling a CSV that had already been enabled since the last hard reset. The hard reset will reset the CSV logic so that it can start its operation from known start conditions
- When re-enabling a CSV either with a RUN-to-RUN state transition or on wake-up (PSS-to-RUN), do not select the observed clock as source clock for any clock tree in the System Controller profile (SYSC\_RUNCKSEL) or as watchdog clock (WDG\_CFG\_CLKSEL). As a result, only a CSV NMI might occur which can be handled by software. After such an NMI has occurred or a certain time after the state change has elapsed, the observed clock can be assigned to the desired clock trees in a further state transition.

■ **Fix Status**

There is no plan to change this behaviour for MB9DF125 series.

**10.SCT Compare Value Update Limitation**

■ **Description**

A problem was found in the Slow RC, RC, Main and Sub Source Clock Timer in MB9DF125 series.

This problem is called “SCT compare value update limitation”.

In case a new compare value SYSC\_SRCSCCTCPR\_CMPR is captured triggered by writing ‘1’ to SYSC\_SRCSCCTTRG\_CGCPT it could happen that the Slow RC Source Clock Timer Counter is set to an arbitrary value.

In case a new compare value SYSC\_RCSCCTCPR\_CMPR is captured triggered by writing ‘1’ to SYSC\_RCSCCTTRG\_CGCPT it could happen that the RC Source Clock Timer Counter is set to an arbitrary value.

In case a new compare value SYSC\_MAINSCCTCPR\_CMPR is captured triggered by writing ‘1’ to SYSC\_MAINSCCTTRG\_CGCPT it could happen that the Main Source Clock Timer Counter is set to an arbitrary value.

In case a new compare value SYSC\_SUBSCCTCPR\_CMPR is captured triggered by writing ‘1’ to SYSC\_SUBSCCTTRG\_CGCPT it could happen that the Sub Source Clock Timer Counter is set to an arbitrary value.

■ **Parameters Affected**

All part numbers of the MB9DF125 series are affected.

■ **Problem Conditions**

Problem may occur for Slow RC Source Clock Timer if all of the following conditions are met:

- ❑ SRC source clock timer runs with compare value “old value”
- ❑ SYSC\_SRCSCCTCPR\_CMPR is set to “new value”
- ❑ SYSC\_SRCSCCTTRG\_CGCPT set to ‘1’ trigger compare value update
- ❑ Bitwise AND of “new value” and “old value” is equal to 0 and neither “new value” nor “old value” equal to 0.

By hard reset “old value” is initialized to 0x0001.

Problem may occur for RC Source Clock Timer if all of the following conditions are met:

- ❑ RC Source Clock Timer runs with compare value “old value”
- ❑ SYSC\_RCSCCTCPR\_CMPR is set to “new value”
- ❑ SYSC\_RCSCCTTRG\_CGCPT set to ‘1’ trigger compare value update
- ❑ Bitwise AND of “new value” and “old value” is equal to 0 and neither “new value” nor “old value” equal to 0.

By hard reset “old value” is initialized to 0x001E.

Problem may occur for Main Source Clock Timer if all of the following conditions are met:

- Main Source Clock Timer runs with compare value “old value”
- SYSC\_MAIN
- SCTCPR\_CMPR is set to “new value”
- SYSC\_MAIN
- SCTTRG\_CGCPPT set to ‘1’ trigger compare value update
- Bitwise AND of “new value” and “old value” is equal to 0 and neither “new value” nor “old value” equal to 0.

By hard reset “old value” is initialized to 0x1000.

Problem may occur for Sub Source Clock Timer if all of the following conditions are met:

- Sub Source Clock Timer runs with compare value “old value”
- SYSC\_SUBSCTCPR\_CMPR is set to “new value”
- SYSC\_SUBSCTTRG\_CGCPPT set to ‘1’ trigger compare value update
- Bitwise AND of “new value” and “old value” is equal to 0 and neither “new value” nor “old value” equal to 0.

By hard reset “old value” is initialized to 0x0400.

#### ■ Cause of Failure

The current implementation of the Source Clock Timer generates an asynchronous reset for the Source Clock Timer Counter in case the updated compare value is 0. This condition could be met for a short period of time when the compare value register in the Source Clock Timer capture the new compare value and generate a glitch at the reset of the counter registers. The width of this glitch does not guarantee a valid reset. As a result of this glitch it is unpredictable which of the counter register bits is reset and which not.

#### ■ Workaround

For changing the compare value of a Source Clock timer from effective “old value” to a “new value” ensure that following conditions is true.

- “old value” & “new value” != 0

#### ■ Fix Status

There is no plan to change this behaviour for MB9DF125 series

### 11. Flash Execution Limitation

#### ■ Description

A problem was found in Flash Interface in MB9DF125 series.

This problem is called “Flash Code Execution Limitation”.

In case device is secured and code execution is done from following address areas in TCFlash:

SA0/SA1: 0x00FF0000 - 0x00FF3FFF (TCM)/ 0x017F0000 - 0x017F3FFF (AXI)

a pre-fetch abort exception occurs.

#### ■ Parameters Affected

All part numbers of the MB9DF125 series are affected.

#### ■ Problem Conditions

The problem occurs when device is secured and a code fetch is done from following addresses in TC Flash

0x00FF0000 - 0x00FF3FFF (TCM)/ 0x017F0000 - 0x017F3FFF (AXI)

#### ■ Cause of Failure

The current implementation of the flash security for protecting code execution from address space reserved for Main SDR and TCFlash SDR uses for comparison of the access area the CPU address translated into flash address. As limits there are used the lowest and highest CPU address without reflecting the interleaved arrangement of the flash sectors.

So data access for code fetch within in the address range FA=0x0000 to 0x20DF for TCFlash A and range FA=0x0000 to 0x209F for TCFlash B is rejected and leads to pre-fetch abort exception.

Code fetch is done 64Bit aligned therefore always a Flash address from sector 0 is used for comparison. Due to the interleaved arrangement of sector 0, sector 1 in the CPU address space this prevents to use sector 1 for code execution too.

Interleaved arrangement of Flash sectors in CPU Address Map

TCM Address	AXI Address	Flash Sectors	
...			
0x00FF3FFF 0x00FF01C0	0x017F3FFF 0x017F01C0	SA1	SA0
0x00FF01BF 0x00FF0000	0x017F01BF 0x017F0000	SDR	SDR
...			

Sequential arrangement of the sectors in the flash

FA	TCFlash A
...	
0x3FFF 0x20E0	SA1
0x20DF 0x2000	SDR
0x1FFF 0x00E0	SA0
0x00DF 0x0000	SDR

Example TCFlash macro A:

0x017F0000 - 0x017F01BF (AXI) shall be non-executable if device is secured. The address comparison is done after translation to sequential flash addresses:

0x017F0000 --> 0x0000

0x017F01BF --> 0x20DF

Any code fetch (after translation) from flash address 0x0000 - 0x20DF will be prohibited, which effectively covers 0x0000 - 0x3FFF area since code fetches are always done with 64-bit width.

A correct implementation would need to compare the access with two areas:

0x0000 - 0x00DF and 0x2000 - 0x20DF

**Workaround**

None, but read accesses are not prohibited, hence the affected regions can be used for constants.

**Fix Status**

There is no plan to change this behaviour for MB9DF125 series.

**12. Automatic ADC Input Disable Problem**

**Description**

A problem was found in port pin multiplexing in MB9DF125 series.

This problem is called “Automatic ADC Input Disable Problem”.

Intended function: For pins with an ADC input, the digital input buffer is disabled irrespective of the PPC\_PCFGR<sub>ijj</sub>:PIE value if the corresponding ADC channel is enabled i.e. if the corresponding bit of the ADC<sub>n</sub>\_ER32/ADC<sub>n</sub>\_ER10 register is set to '1'.

Problem:

On MB9DF125 series:

- Using ADC input of pin P0\_40 de-activates the digital inputs of pin P0\_15 and P0\_40.
- Using ADC input of pin P2\_41 de-activates the digital inputs of pin P0\_08 and P2\_41.
- Using ADC input of pin P2\_42 de-activates the digital inputs of pin P0\_09 and P2\_42.
- Using ADC input of pin P2\_43 de-activates the digital inputs of pin P0\_10 and P2\_43.
- Using ADC input of pin P2\_44 de-activates the digital inputs of pin P0\_11 and P2\_44.
- Using ADC input of pin P2\_45 de-activates the digital inputs of pin P0\_12 and P2\_45.

Using ADC input of pin P2\_46 de-activates the digital inputs of pin P0\_13 and P2\_46.

Using ADC input of pin P2\_47 de-activates the digital inputs of pin P0\_14 and P2\_47.

### ■ Affected Devices

All part numbers of the MB9DF125 series are affected.

### ■ Problem Conditions

The problem occurs if the following conditions are met

On MB9DF125 series:

- Pin P0\_40 is used as ADC input function (configuring the corresponding pin as ADC input with setting ADC0\_ER32.ADE15 to '1')
- and
- Pin P0\_15 is used as GPIO INPUT function or Peripheral INPUT function
- or
- Pin P2\_41 is used as ADC input function (configuring the corresponding pin as ADC input with setting ADC0\_ER32.ADE08 to '1')
- and
- Pin P0\_08 is used as GPIO INPUT function or Peripheral INPUT function
- or
- Pin P2\_42 is used as ADC input function (configuring the corresponding pin as ADC input with setting ADC0\_ER32.ADE09 to '1')
- and
- Pin P0\_09 is used as GPIO INPUT function or Peripheral INPUT function
- or
- Pin P2\_43 is used as ADC input function (configuring the corresponding pin as ADC input with setting ADC0\_ER32.ADE10 to '1')
- and
- Pin P0\_10 is used as GPIO INPUT function or Peripheral INPUT function
- or
- Pin P2\_44 is used as ADC input function (configuring the corresponding pin as ADC input with setting ADC0\_ER32.ADE11 to '1')
- and
- Pin P0\_11 is used as GPIO INPUT function or Peripheral INPUT function
- or
- Pin P2\_45 is used as ADC input function (configuring the corresponding pin as ADC input with setting ADC0\_ER32.ADE12 to '1')
- and
- Pin P0\_12 is used as GPIO INPUT function or Peripheral INPUT function
- or
- Pin P2\_46 is used as ADC input function (configuring the corresponding pin as ADC input with setting ADC0\_ER32.ADE13 to '1')
- and
- Pin P0\_13 is used as GPIO INPUT function or Peripheral INPUT function
- or
- Pin P2\_47 is used as ADC input function (configuring the corresponding pin as ADC input with setting ADC0\_ER32.ADE14 to '1')
- and
- Pin P0\_14 is used as GPIO INPUT function or Peripheral INPUT function

■ **Cause of Failure**

Misconnection of the ADC channel enable and the digital input disable of affected pins.

■ **Workaround**

None, don't use affected pin pairs as ADC input and as GPIO INPUT or Peripheral INPUT at same time.

■ **Fix Status**

- There is no plan to change this behavior for MB9DF125 series.

**13.RTC Configuration Synchronisation Problem**

■ **Description**

A problem was found in synchronization architecture of the RTC in MB9DF125 series.

This problem is called "RTC Configuration Synchronization Problem".

In the case of two consecutive write accesses to RTC\_WTCR register it could happen that the values

UPCAL, SCAL[2:0], ENUP, ACAL are synchronized as random values into the CLK\_MAIN clock domain or cannot be changed inside CLK\_MAIN clock domain until next hard reset occurrence.

In the case of two consecutive write accesses to RTC\_WTCR register it could happen that the values

RCKSEL[1:0], CSM are synchronized as random value into the RTC clock domain or cannot be changed inside RTC clock domain until next hard reset occurrence.

That UPCAL, SCAL[2:0], ENUP, ACAL, RCKSEL[1:0], CSM cannot be changed in CLK\_MAIN or RTC clock domain cannot be identified by reading back RTC\_WTCR.

■ **Parameters Affected**


All part numbers of the MB9DF125 series are affected.

■ **Problem Conditions**

The problem could occur if the following conditions are met:

Two write accesses to RTC\_WTCR are performed within less than 10 times the period of slowest clock out of CLK\_MAIN, previous and new CLK\_S\_RTC and CLK\_CFG\_PD1 in between.

**Figure 28. RTC Timer Module Diagram**



■ **Cause of Failure**

The synchronization of the random data for UPCAL, SCAL[2:0], ENUP, ACAL into the CLK\_MAIN clock domain is caused if the data sampled in CLK\_CFG\_PD1 domain changes at sampling by CLK\_MAIN.

The synchronization of the random data for RCKSEL[1:0], CSM into the RTC clock domain is caused if the data sampled in CLK\_CFG\_PD1 domain changes at sampling by CLK\_S\_RTC.


The locking of UPCAL, SCAL[2:0], ENUP, ACAL inside CLK\_MAIN clock domain until hard reset occurrence is caused if the second write access occurs during handshake of synchronization flag.



The locking of RCKSEL[1:0], CSM inside RTC clock domain until hard reset occurrence is caused if the second write access occurs during handshake of synchronization flag.

The waveform in Figure 29 shows the principle of handshake interference which causes a deadlock.

Figure 29. Handshake Synchronization



■ Workaround

□ Please ensure that after a write accesses to RTC\_WTCR there is no write to RTC\_WTCR for 10 times the period of slowest clock out of CLK\_MAIN, previous and new CLK\_S\_RTC and CLK\_CFG\_PD1.

1. Write RTC\_WTCR
2. Read RTC\_WTCR to ensure that first write has arrived at RTC due to CPU store buffer.
3. Wait 10 times the period of slowest clock out of CLK\_MAIN, previous and new CLK\_S\_RTC and CLK\_CFG\_PD1 before next write access to RTC\_WTCR.

■ Fix Status

There is no plan to change this behaviour for MB9DF125 series.

14.PSS Wakeup Problem

■ Description

A problem was found at wakeup from Power Saving State (PSS) in MB9DF125 series.

This problem is called “PSS Wakeup Problem”.

At wakeup from PSS, an unexpected Non-Maskable Interrupt (NMI) will appear if the PSS profile settings meet certain conditions.

■ Affected Devices

All part numbers of the MB9DF125 series are affected.

■ Condition

The problem will occur if the following conditions are met:

The device is in PSS state and receives a wakeup event

AND the RC oscillator is OFF in PSS state (SYSC\_PSSCKSRER:RCOSCN=0)

AND the Low Voltage Detection (LVD) threshold settings differ between RUN and PSS profile (

(SYSC\_RUNLVDCFGR:SV12[2:0] != SYSC\_PSSLVDCFGR:SV12[2:0])

OR (SYSC\_RUNLVDCFGR:SV33[2:0] != SYSC\_PSSLVDCFGR:SV33[2:0])

OR (SYSC\_RUNLVDCFGR:SV50[2:0] != SYSC\_PSSLVDCFGR:SV50[2:0])

).


■ **Cause of Failure**

Before the transition from RUN to PSS state, the PSS profile is checked for validity. If the PSS profile is not valid, SYSC\_SYSSISR:IPPAPSS would be set and a transition to PSS would not be possible.

When the profile was good and the device has entered the PSS state, following happens after a wakeup event:

1. The fast RC oscillator is started (in case it was OFF in PSS)
2. An unintended PSS profile check is executed, caused by a logic bug
3. The RUN profile is checked normally as described in hardware manual

**Figure 30. PSS to RUN State Switching**



Usually, the unintended PSS profile check has no effect because of the PSS profile was already checked at the preceding RUN to PSS transition. However, at startup, the following invalid PSS profile setting rule builds an exception:

- An LVD is switched on (i.e. the LVD is off in APP profile and on in PSS profile) or an LVD threshold is changed (i.e. the LVD threshold differs between APP and PSS profiles) when the RC oscillator is disabled in the PSS profile. This check is necessary to make sure the RC clock is available for the stabilization time of the LVD

Reference: Hardware manual FCR4-Cluster-MN707-00001-1v2-E.pdf section "Invalid PSS profile settings for RUN to PSS transitions", page 298

After wakeup, the APP profile of LVD already holds the settings for RUN state. Now the mentioned rule compares the LVD threshold settings (APP differ from PSS?), and if the RC oscillator is disabled in PSS, the rule is fulfilled, the PSS profile error flag SYSC\_SYSSERRR:PSSERRIF is set and NMI is triggered.

■ **Workaround**

- Do not use the combination of settings mentioned in section [Condition on page 408](#).
- If the mentioned combination of settings was applied, execute and handle this particular NMI exception by ignoring it once after every wake-up.

■ **Fix Status**

There is no plan to change this behavior for MB9DF125 series.

## 15. Undefined Port Pin State while Core Supply (VDD) is Unavailable

### ■ Overview

This functional limitation is possibly undefined port pin (Pi\_jj) states while the 1.2V core supply VDD is unavailable with the MB9DF125 series. From assertion of VDP3 or VDP5 until VDD is within the recommended operating conditions the port pin (Pi\_jj) states maybe undefined.

### ■ Affected Devices

**Table 97. Affected Part Numbers**

Items	Affected Part Numbers
1	MB9D125PVFS-ESE2 (Trace variant)
2	MB9DF125EPMC-ESE2 (Engineering Samples)
3	MB9DF125PMC-ESE2 (Engineering Samples)
4	MB9DF125EPMC-GSE2
5	MB9DF125PMC-GSE2

### ■ Details of the Limitation

Refer to “[Limitation Details Undefined Port Pin State while Core Supply \(VDD\) is Unavailable](#)” on page 421.

### ■ Workaround

It is necessary to analyze the application design to identify the impact of the undefined behavior of the port pins during the power-up phase, i.e. in the time between VDP3/VDP5 is powered until VDD is powered.

In case the application allows that VDP3/VDP5 is powered and VDD is not powered for a longer time, this must also be analyzed.

Use the new die version available. [Table 98](#) provides the new part numbers.

### ■ Fix Status

Cypress intends to release new die versions of the affected devices that prevent these issues. Contact Cypress sales representative for more information. Cypress released new die versions of the affected devices that prevent these issues. [Table 98](#) provides the new part numbers.

**Table 98. New Part Numbers**

Items	New Part Numbers
1	MB9DF125EBPMC-GSE2
2	MB9DF125BPMC-GSE2

### Check items when using the new die revisions:

When using the new die revisions, the following items must be ensured for the corrective action being effective:

1. In all situations, in which VDD is out of the recommended operating conditions, the MODE pin must be tied to 'L'.  
In a running application this is usually the case, as the MODE pin must be 'L' at release of RSTX to configure the microcontroller device in User Mode (see section 2.3 “Operation of the System Controller” of FCR4 Cluster Series Hardware Manual).
2. When the MODE pin is not tied to 'L', for example when the device shall enter board test mode, VDD must be in the recommended operating conditions.

## Ordering Information

**Table 99. Ordering Information**

Part Number	Package	Remarks
MB9DF125PMC-GSE2 <sup>[32]</sup>	176-pin plastic LQFP FPT-176-M07	Lead-free package 4 SMC variant
MB9DF125EPMC-GSE2 <sup>[32]</sup>	176-pin plastic LQFP FPT-176-M07	Lead-free package 6 SMC variant
MB9DF125PVFS-ESE2 <sup>[32]</sup>	240-pin plastic QFP FPT-240P-M03	Trace variant Lead-free package
MB9DF125BPMC-GSE2	176-pin plastic LQFP FPT-176-M07	Lead-free package 4 SMC variant
MB9DF125EBPMC-GSE2	176-pin plastic LQFP FPT-176-M07	Lead-free package 6 SMC variant

**Note**

32. These devices are subject to the limitation shown in "Undefined Port Pin State while Core Supply (VDD) is Unavailable" on page 410.

## Appendix

### Workaround for IRQ Unit Register Read Timing Issue

#### *General Considerations*

It is assumed that for normal operation of the MCU and most use cases it is not necessary to read back any I-Unit registers, i.e. the application software e.g. knows which vector addresses are configured, which priorities are set and which IRQ channels are enabled. Furthermore, it is assumed that for IRQ handling the application enables the ARM VIC port which is not affected by the read timing issue.

It is not necessary to poll the I-Unit lock status bit (IRQ0\_CSR\_LST) after unlocking/locking the I-Unit. This bit does not indicate any I-Unit internal time consuming operations. Its purpose is to inform the application about the current lock state so that exceptions caused by double unlocking or locking can be avoided. This can also be implemented with software means (e.g. semaphore).

For debugging during development or error logging purposes it may be useful to read certain status registers from the I-Unit (e.g. IRQ0\_IRQST, IRQ0\_EAN) which still can be done but it must be regarded that the gathered information may not be reliable.

Considering above mentioned assumptions the only functionality that is affected by the read timing issue is the NMI handling. FCR4 MCUs by default use the ARM "high exception vectors" option with exception vector table located at address 0xFFFF0000. This area is implemented as ROM and its contents are not changeable. The instruction placed at the FIQ exception vector (Note: FIQ and NMI are used synonymously throughout the document) will read from the NMIVAS mirror register at address 0xFFFEFBFC to retrieve the branch target. Due to the read timing issue the target address is not reliable and the read must be prevented.

Following two workarounds exist to overcome this situation and still provide NMI functionality.

- [Workaround #1 \(MPU\) on page 413](#) using Memory Protection Unit ' preventing the read from NMIVAS mirror
- [Workaround #2 \(Low Exception\) on page 416](#) using ARM "low exception vector" option ' allowing to replace the instruction at FIQ exception vector

All described preparatory steps in these workarounds (e.g. MPU configuration) must be completed before application enables NMIs (clearing of 'F'-bit in CPU Current Program Status Register).

If these workarounds are used, it is also not necessary to initialize the NMI specific I-Unit registers (NMI priorities, NMI vectors).

Software samples are provided to demonstrate both workarounds:

- Workaround #1: fcr4\_nmi\_mpu\_mbxxxx-vxx
- Workaround #2: fcr4\_nmi\_low\_exception\_mbxxxx-vxx


Workaround #1 (MPU)

Overview

In general this workaround aims to detect the read access to the IRQ0\_NMIVAS mirror register from the instruction at the FIQ exception vector. The NMIVAS mirror register is located at address 0xFFFFEFBFC which will be secured by a memory protection region supported by the ARM core MPU.

The flowchart below introduces the process of the workaround when the application code is interrupted by an NMI event.

Figure 31. Workaround #1 Software Flow



Description

- Each non-maskable interrupt will cause an FIQ exception and the instruction at address 0xFFFF001C is executed. The instruction reads the vector for the NMI exception handler. This vector is determined by the I-Unit and made available via NMIVAS register and because of the mentioned hardware fault in the I-Unit cannot be read reliably. In order to prevent a branch to a corrupted NMI vector address the access to NMIVAS mirror register at address 0xFFFFEFBFC must be protected by an ARM MPU region.
- When the FIQ exception instruction accesses the NMIVAS mirror register, a Data Abort exception will occur because of the MPU protection.
- After the Data Abort handler is entered the Data Fault Status Register (DFSR) and Data Fault Address Register (DFAR) which are located in System Control coprocessor and the CPU Link Register (R14) are evaluated to determine whether the Data Abort was caused by the occurrence of an NMI.

Conditions for NMI cause:

- Data Fault Status Register
- DFSR[10,3:0] = 0b01101 (Permission Fault)
- DFSR[11] = 0 (read access)
- Data Fault Address Register
- DFAR = 0xFFFFEFBFC (NMIVAS mirror register)
- Link Register R14\_abt = 0xFFFF0024 shows that an NMI caused the abort (0xFFFF001C + 0x8)  
Before evaluation starts all CPU registers modified by the code are pushed on Data Abort stack (R13\_abt).

4. There are two cases depending on this evaluation result:

- a. In case not all conditions are true the Data Abort was not caused by the occurrence of an NMI.

The modified registers are restored from the stack and the Data Abort handler branches to the user's Data Abort handler ("branch without link" ' Link Register is not modified). This behavior is transparent for the user's Data Abort handler which can be written assuming that the handler is directly executed from a Data Abort exception

- b. In case all conditions are true, the Data Abort was caused by the occurrence of an NMI.

Data Fault Status and Data Fault Address register are explicitly cleared to prevent a repetitive NMI handling in case an NMI occurred shortly after a "normal" Data Abort. After that, the modified registers are restored from the stack and the CPU mode is changed from "Abort" to "FIQ".

The program continues at NMI Dispatcher function where a dummy read to the NMIVAS register is done, because this read has the I-Unit internal effect of deasserting the nFIQ CPU signal and setting the NMI Hold bit of the NMI which has won I-Unit priority decision.

Finally, the NMI cause must be evaluated. This is done by checking all NMI flags in the corresponding peripheral resources (availability may vary for different FCR4 derivatives). As it is not possible to reliably read the I-Unit ECC Double Bit Error NMI flag (IRQ0\_EEI\_EENS) the software must assume that this is the NMI cause in case no other NMI is present. Once the NMI cause has been detected, the software can branch to the user's NMI handler. Before doing the "branch without link", the stack and registers should be restored (if used by NMI Dispatcher), as the user handler will directly return to the program location where the NMI occurred.

5. The user NMI handler must be changed as described in "Changes to User NMI Handler" on page 418. It will directly return to the application code.

### ARM MPU Configuration

The MPU is a part of Cortex-R4 MCU and can be configured via System Control Coprocessor. It controls the accesses to defined memory regions with the configuration of permission rights.

For protection of NMIVAS mirror register this function will be used in following way:

The setup of MPU is done by defining

- Region number
- Region access permissions
- Region size and enable setting
- Region base address

The region number with the highest priority ('11') must be chosen.

The access permission must be set to 'No Access' in User and in Privileged Mode.

The region size (bit 5..1) is set to minimum size (32 byte) which will not influence any other used memory area. Bit 0 enables the configured MPU setup.

It must be ensured that the region base address is 32 byte aligned and the NMIVAS mirror address is within the given region size.

In addition two more settings in the System Control Register (also located in System Control Coprocessor) must be done for activating the MPU function:

- M (bit 0) = 1: MPU enable
- BR (bit 17) = 1: MPU background region enable

Refer to the ARM Cortex-R4 Technical Reference Manual and the provided software sample for information on how to configure and enable the MPU.

### **Configuration Sequence**

Following configuration sequence for this workaround is recommended:

1. Reset (High Exception Vectors active, FIQ/NMI masked, IRQ masked).
2. Configure MPU to prohibit access to NMIVAS mirror register.
3. Enable NMI processing in CPU (clear 'F'-bit in CPSR register).
4. Configure IRQ vector table, priority levels and channel enable status in I-Unit.
5. Enable VIC port (to enable IRQ processing via not-affected VIC port).
6. Enable IRQ processing in I-Unit (IRQ0\_CSR\_IRQEN).
7. Enable IRQ processing in CPU (clear 'I'-bit in CPSR register).

### **Workaround Limitations**

Following limitations need to be considered if this workaround is used:

- NMI dispatcher and all called NMI handlers must not allow NMI nesting

If NMIs would be re-enabled (clearing of 'F'-bit in CPU Current Program Status Register), another NMI exception could occur. In case the NMI flag of the already handled NMI is evaluated again by the new/nested NMI Dispatcher function, the same handler will be called again.

Further, error scenarios are imaginable which can also result in some inconsistent state.

- Return from a "normal" Data or Prefetch Abort may not be possible

It can happen that while a "normal" Data or Prefetch Abort handler is currently executed an NMI occurs because they are not masked on Abort exception entry. As a consequence this NMI will lead to another Data Abort exception that overwrites the original SPSR\_abt and R14\_abt CPU register values, and the Fault Status Registers in the System Control Coprocessor. This makes it impossible for the user's Data or Prefetch Abort handler to return to application or correctly evaluate the circumstances (e.g. program location and processor state) of the original Abort.

Basically, a similar behavior can occur on any ARMv7-R architecture if another precise Abort occurs while an Abort handler is executed.



*Workaround #2 (Low Exception)*

**Overview**

The application needs to set up an exception table at the “low exception table” location at address 0x0 (inside TCMRAM) and afterwards make this the active table. With this solution the instruction at the FIQ exception vector can be chosen arbitrarily and so the read to NMIVAS register is avoided.

**Description**

**Preconditions**

For the implementation shown in the software samples the linker settings of the application must ensure that 64 bytes starting from address 0x0 are reserved for the low exception table and corresponding handler addresses (address area 0x00 - 0x3F).

**Exception Table Setup**

The exception table in ARMv7-R architecture is defined as provided in [Table 100](#).

**Table 100. ARMv7-R Exception Table**

Pin	Signal
0x00	Reset
0x04	Undefined Instruction
0x08	Supervisor Call / (Software Interrupt)
0x0C	Prefetch Abort
0x10	Data Abort
0x14	reserved
<b>0x18</b>	IRQ (if VIC port disabled)
0x1C	FIQ

Typically, a LDR PC, [PC, #+/-<imm>] instruction is placed at each of these exception vectors which will do a 32-bit read at a PC-relative location and move this value to the PC (= branch to this address). In ARM terminology the data that is read are called "literals". These literals are the addresses of the corresponding exception handler functions.

In the sample software, the exception table and literals are setup in the following way:

**Table 101. Exception Table Setup in Sample Software**

Absolute Address	Content
0x00	don't care (on reset high exception table is getting active anyway)
0x04	LDR PC, [PC, #+0x18]
0x08	LDR PC, [PC, #+0x18]
0x0C	LDR PC, [PC, #+0x18]
0x10	LDR PC, [PC, #+0x18]
0x14	don't care
0x18	LDR PC, [PC, #+0x18]
0x1C	LDR PC, [PC, #+0x18]
0x20	don't care
0x24	Address of Undefined Instruction handler
0x28	Address of Supervisor Call handler
0x2C	Address of Prefetch Abort handler
0x30	Address of Data Abort handler
0x34	don't care
0x38	Address of IRQ handler (in case VIC port disabled)
0x3C	Address of special NMI dispatcher function (see <a href="#">Description of NMI Dispatcher</a> )

The offset value in the LDR PC, [PC, #+0x18] instruction regards the fact that in ARMv7-R architecture the PC always points to the address of the currently executed instruction + 0x8 → 0x18 + 0x8 = 0x20 offset between instruction and corresponding literal.

#### **MPU protection of low exception table (optional)**

Especially when considering the probability of immature software using uninitialized NULL pointers it is recommended to protect the low exception table and related literals against accidental write accesses by setting up a read-only MPU region for that address area.

Refer to the ARM Cortex-R4 Technical Reference Manual and the provided software sample for information on how to configure and enable the MPU.

#### **Switching the active exception table**

In order to make the low exception table active, the 'V' bit (bit 13) in the System Control Register of the System Control Coprocessor must be cleared.

#### **Description of NMI Dispatcher**

The same NMI Dispatcher as for Workaround #1 is also used for workaround #2.

This function executes a dummy read to the NMIVAS register, because this read has the I-Unit internal effect of deasserting the nFIQ CPU signal and setting the NMI Hold bit of the NMI which has won I-Unit priority decision. Finally, the NMI cause must be evaluated. This is done by checking all NMI flags in the corresponding peripheral resources (availability may vary for different FCR4 derivatives). As it is not possible to reliably read the I-Unit ECC Double Bit Error NMI flag (IRQ0\_EEI\_EENS) the software must assume that this is the NMI cause in case no other NMI is present. Once the NMI cause has been detected, the software can branch to the user's NMI handler. Before doing the "branch without link", the stack and registers should be restored (if used by NMI Dispatcher), as the user handler will directly return to the program location where the NMI occurred.

The user NMI handler must be changed as described in "Changes to User NMI Handler" on page 418.

#### **Configuration Sequence**

Following configuration sequence for this workaround is recommended:

1. Reset (High Exception Vectors active, FIQ/NMI masked, IRQ masked)
2. Create Low Exception Vector table @ 0x00000000
3. Configure MPU to protect exception vector table in TCMRAM
4. Switch to Low Exception Vector table
5. Enable NMI processing in CPU (clear 'F'-bit in CPSR register)
6. Configure IRQ vector table, priority levels and channel enable status in I-Unit
7. Enable VIC port (to enable IRQ processing via not-affected VIC port)
8. Enable IRQ processing in I-Unit (IRQ0\_CSR\_IRQEN)
9. Enable IRQ processing in CPU (clear 'I'-bit in CPSR register)

#### **Workaround Limitations**

Following limitations need to be considered if this workaround is used:

- NMI dispatcher and all called NMI handlers must not allow NMI nesting

If NMIs would be re-enabled (clearing of 'F'-bit in CPU Current Program Status Register), another NMI exception could occur. In case the NMI flag of the already handled NMI is evaluated again by the new/nested NMI Dispatcher function, the same handler will be called again.

Further error scenarios are imaginable which can also result in some inconsistent state.

### Changes to User NMI Handler

The limitation and workarounds covered by this document result in necessary changes to the user NMI handlers.

A different NMI handler exit code is required for correct operation. Instead of only clearing the corresponding NMI Hold bit, all NMI Hold bits must be cleared (as currently set Hold Bit cannot be read back from I-Unit).

If this is not done a problem can occur in case of multiple pending NMIs. The software NMI dispatcher may have evaluated a different "winning" NMI than the I-Unit hardware logic (in case of multiple pending NMIs), because it uses the resource NMI flags to determine pending NMIs. Consequently, the NMI Hold bit would not be cleared by the user NMI handler and this prevents the I-Unit from asserting the nFIQ signal to CPU again for this still pending and not yet handled NMI.

### Ordering of NMI Flag Evaluation

In the event of an NMI no information can be read from the I-Unit, hence the NMI flag(s) of all resources that can generate NMIs need to be evaluated.

Following order of NMI flag evaluation is used in the provided software samples:

1. Low voltage detection NMI
2. System controller error NMI
3. External NMI pin
4. Watchdog NMI
5. Timing Protection Unit NMI
6. MPU DMA Access Violation NMI
7. MPU IRIS Access Violation NMI (if available)
8. MPU MLBO Access Violation NMI (if available)
9. Bus Error Collection Unit BECU0 Access Violation (Peripheral group 0)
10. Bus Error Collection Unit BECU1 Access Violation (Peripheral group 1)
11. Bus Error Collection Unit BECU3 Access Violation (Peripheral group 3)
12. Iris Signature Unit NMI (if available)
13. MPU SHE Access violation (if available)
14. IRQ Double Error NMI

The order may be re-arranged to decrease NMI latency for certain use cases, except "IRQ Double Error NMI", which must remain on last position as it must be determined by exclusion principle.

### Writing I-Unit Registers

Care must be taken when writing code for the initialization of I-Unit registers.

Any code that would result in RMW (Read-Modify-Write) accesses must be avoided. RMW accesses may be generated if register bit field types are used for assigning values.

Example:

If priority level for IRQ channel 2 shall be set to 19:

C-Code: ....I            RQ0\_IRQPL0\_IRQPL2 = 19; (**wrong!**)

Compiler Output: ..... 32-bit read of IRQ0\_IRQPL0 register

..                        Modify bits belonging to IRQPL2 bit field

.....                    32-bit write of IRQ0\_IRQPL0 register

Because the read of this RMW access is affected by the limitation described in this Customer Information there is the chance that the other priority levels in the same register are getting corrupted.


**Workaround for Flash Erase Suspend Internal**

To avoid this limitation, the following workaround by software is recommended.

After the flash sector erase suspend operation (issue of the suspend command + verification of DQ6/TOGG1 bit) is finished, check the hardware sequence flag DQ4 bit indicating the specific internal state which can read flash or not (see Figure 32).

If the value of DQ4 bit is "1" then issue the sector erase resume command and restart the sector erase suspend operation after the waiting time.

**Figure 32. Workaround by Software**



Please note the following factors of internal circuit when using the software workaround:

- At least 2 ms waiting time is required to restart the sector erase suspend operation after the resume command is issued by DQ4 == "1" (see \*1 in Figure 32).
- Approximately a maximum of 10 ms would be required for DQ4 to become "0" after the suspend command is issued first.

Though DQ4 is an undefined bit on the hardware manual, it can be used to read the internal sequence state which can read from flash or not. If DQ4 == "0", it indicates the internal state which can read from flash. But if DQ4 == "1", internal circuit have not switch to the state of read flash. See the following table representing bit assignment of DQ4 bit for FCR4 family.

**Table 102. Bit Assignment of Hardware Sequence Flags (Cypress FCR4 Family)**

Read data bit no.	7	6	5	4	3	2	1	0
Hardware sequence flag	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	-	-
Read data bit no.	15	14	13	12	11	10	9	8
Hardware sequence flag	DQ15	DQ14	DQ13	-	DQ11	DQ10	-	-

The following software products (all releases) are not affected by this limitation, because they do not use erase suspend:

- FCR4 MCAL (SW-MCAL31-DRV-FCR4-E01, SW-MCAL31-DRV-FCR4-E02, SW-MCAL40-DRV-FCR4-E01),
- FCR4 FEE/FLS (SW-FEEFLS-DRV-FCR4-E01, SW-FEE40-DRV-FCR4-E01)

## Workaround for IUNIT Interrupt Handling Problem

1. To change the IRQ Priority Level Mask Register (IRQ0\_IRQPLM) use the following workaround:

a. Safe sequence to change IRQ0\_PLM (temporarily disable interrupt processing and perform wait until IUNIT idle)

```
SuspendAllInterrupts();           // globally disable all IRQs with
// 'I'-bit in CPU CPSR
IRQ0_UNLOCK = <unlock-key>;
IRQ0_CSR = 0;                     // setting IRQEN bit to '0'
IRQ0_CSR;                          // dummy read to generate wait cycles
// until state machine has returned to
// idle state
IRQ0_IRQPLM = <new PLM value>;
IRQ0_CSR = 1;                     // setting IRQEN bit to '1'
IRQ0_UNLOCK = <lock-key>;
ResumeAllInterrupts();           // restore previous state of 'I'-
// bit in CPU CPSR
extension for each ISR entry code (check if corresponding IRQ0_IRQPL[n] < current IRQ0_IRQPLM)
Pseudocode:
```

```
__interrupt void Interrupt_1_Handler(void)
{
    // Check if priority of current IRQ is higher (means lower value)
    // than the currently active priority level mask
    if (Interrupt_1_Prio < Current_PLM_Value)
    {
        // The interrupt is "valid" and corresponding code
        // shall be executed
        // Call user callback function, which is also responsible
        // for clearing the interrupt flag in the peripheral
        ....
    }

    // Clear Hold-Bit of Interrupt_1
    ...
}
```

### IMPORTANT:

'Interrupt\_1\_Prio' must be determined indirectly by the called ISR and OS/application internal interrupt priority configuration variable(s).

IRQ0\_IRQPL0~127 and IRQ0\_IRQST:IRQSN must not be read.  
(see CI707-00026-E\_FCR4\_IRQ\_Unit\_register\_read\_timing\_issue)

Current\_PLM\_value must be read from OS/application internal buffer variable IRQ0\_IRQPLM must not be read.  
(see CI707-00026-E\_FCR4\_IRQ\_Unit\_register\_read\_timing\_issue)

2. To avoid changing the priority level of an active IRQ interrupt, configure IRQ0\_IRQPL0~127 only in initial phase before enabling interrupts by setting IRQ0\_CSR.IRQEN=1.

3. With the software workaround explained in CI707-00026-E\_FCR4\_IRQ\_Unit\_register\_read\_timing\_issue, it is not necessary to change IRQ0\_NMIPL0~7.

4. IRQ Hold Clear - use following sequence to clear the bit:

```
IRQ0_UNLOCK = <unlock-key>
IRQ0_CSR = 0;                     // setting IRQEN bit to '0'
IRQ0_CSR;                          // dummy read to generate wait cycles
// until IRQ is latched in IUNIT, resp.
// state machine returned to idle state

IRQ0_IRQHC = <IRQ-Nr>             // clear Hold-bit of IRQ
IRQ0_CSR = 1;                     // setting IRQEN bit to '1'
IRQ0_UNLOCK = <lock-key>
```

NMI Hold Clear - use following workaround:

NMI handling shall be implemented according to workarounds in CI707-00026-E\_FCR4\_IRQ\_Unit\_register\_read\_timing\_issue (will not use any potential wrong NMI register values, as reading is prohibited anyway).

5. Perform write access to IRQ0\_IRQHC only with 16-bit or 32-bit access width.

**Limitation Details Undefined Port Pin State while Core Supply (VDD) is Unavailable**

When the port pins (Pi\_jj) are powered (i.e. depending on the IO Pin type, VDP3 or VDP5 is applied) and the core supply voltage VDD is out of the recommended operating conditions, then two issues occur:

1. the port pins (Pi\_jj) may drive any state, i.e. they may show any of the following states high/low, pull-up, pull-down or high-Z instead of the intended state high-Z.
2. the states of the analog switches to connect the Stepper Motor Controller (SMC) port pins to the A/D converter may be undefined. Several switches may be in the conducting state at once and create connections between the SMC port pins. Depending on the voltage levels on the SMC port pins internal currents may flow.

This is described in more detail in the next two sections.

*Undefined Port Pin State*

As can be seen in Figure 33, port pins Pi\_jj in VDP3 and VDP5 power domain may enter undefined state while the 1.2V core supply VDD is below the recommended operating conditions.


As an example, the figure shows a system in which a VDP5 power drop is starting at T<sub>0</sub>.

At T<sub>1</sub> an external supply voltage monitor asserts RSTX. This switches the port pins Pi\_jj to high-Z state.

At T<sub>2</sub>, VDP3, which was also decreasing, is out of recommended operating conditions. The port pins Pi\_jj should stay in the high-Z state down to a lower VDP3 voltage. However, as they are operated outside recommended operating conditions, this is shown as X.

At T<sub>3</sub> VDP5 is out of recommended operating conditions. The port pins Pi\_jj should stay in the high-Z state down to a lower VDP5 voltage. However, as they are operated outside recommended operating conditions, this is shown as X.

**Figure 33. Undefined Port Pin Pi\_jj State while VDP3/VDP5 is Powered, but VDD is not**



Thereafter, also VDD is decreasing, being below the recommended operating conditions at  $T_4$ . If VDD is reaching a critical low value, the port pins  $Pi_{jj}$  enter undefined state. When VDP3 and VDP5 are rising again, the port pins  $Pi_{jj}$  remain in undefined state. At  $T_5$  VDP5 is back in recommended operating conditions and at  $T_6$  VDP3 is also back. Even though RSTX is still asserted, the port pins  $Pi_{jj}$  show the undefined state instead of the intended high-Z state. This failure case is indicated by the red rectangles.

Only when at  $T_7$  VDD has reached a certain level (in this example: minimum value of recommended operating conditions) they are switched back to high-Z state caused by the still asserted RSTX.

**Changed behavior of fixed devices in boundary scan test in user mode**


Fixed devices behave differently in boundary scan test as described in following. If boundary scan test is enabled in user mode using a sequence of JTAG commands, then driving RSTX pin low during the boundary scan will force all output device pins to go to High-Z state. This also applies to the JTAG\_TDO pin. Previously no output pin state change would have occurred.

Behavior of the boundary scan test if enabled through the board test mode (MODE pin = '1') is not affected by the fix.

*Multiple Analog Switches of SMC Port Pins in Conducting State*

When the port pins  $Pi_{jj}$  enter undefined state as described above, also the states of the analogue switches to connect the Stepper Motor Controller (SMC) port pins to the A/D converter may be undefined. Other A/D converter switches than the ones of the SMC IOs are not affected. As the state is undefined, several switches of the SMC port pins may be in the conducting state at once and create chip internal connections between the SMC port pins. Depending on the voltage levels on the SMC port pins, internal currents may flow.

**Figure 34. Current Flowing Between SMC Pins of Different State because of Multiple Analog Switches are in Conducting State**



The minimum resistance of the internal switches when closed is  $R_{ON} = 270\Omega$ .

Depending on the state of the connected pins, a current  $I$  may flow.

The maximum number of SMC output drivers is 6 channels x 4 output drivers / SMC channel = 24.

The two worst case scenarios creating the maximum currents are as follows:

- a. Worst case for one switch: One SMC output buffer is driving against all others, i.e. one SMC output driver is driving 'H', all others are driving 'L' or vice versa and all analogue switches are in conducting state.

In this case the maximum current flowing through the switch of the one SMC output buffer driving against all others is:

$$I_{MAX} = \frac{VDP5_{MAX}}{R_{ON} + \frac{1}{23}R_{ON}} = \frac{5.5V}{270\Omega + \frac{1}{23}270\Omega} = 19.5mA$$

This current is still in the allowable limits for short time (some milliseconds) but will destroy the switch in case it is flowing for longer time as it is exceeding the allowable sustained current of 1mA.

- b. Worst case for overall current: 12 SMC output drivers are driving 'H', 12 SMC output drivers are driving 'L', all analogue switches are in conducting state. In this case the maximum overall current is:

$$I_{MAX} = 12 \times \frac{VDP5_{MAX}}{2 \times R_{ON}} = 12 \times \frac{5.5V}{2 \times 270\Omega} \cong 12 \times 10mA = 120mA$$

This current is still in the allowable limits for short times (some ten milliseconds) but will destroy the switches in case it is flowing for longer time as the current flowing through a single switch (10mA) is exceeding the allowable sustained current of 1mA.

The maximum total current of 120mA, respectively the total power consumption  $P = 120mA \times 5.5V = 660mW$  is adding to the total power consumption PTOT. Make sure the total power consumption PTOT(max) = 2000mW at TA = 105°C is not exceeded.

However, as in the failure case VDD is below spec and RSTX is active, all clocks are stopped and the current consumption of the microcontroller is expected to be low.



**Document History Page**

Document Title: MB9DF125 - Atlas-L, MB9DF125 Series				
Document Number: 002-05677				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	-	-	07/27/2011	<ul style="list-style-type: none"> <li>Initial draft</li> <li>- Change bootrom size to 16K</li> <li>- Add 240 pin trace package</li> <li>- Add resource input tables</li> <li>- Add 240 pin I/O types</li> <li>- Add 240 pin trace package data sheet</li> <li>Update JTAG pin types in chapter 3.4</li> <li>- Add I/O map chapter</li> <li>- Add Procedures chapter</li> <li>- Update memory map</li> <li>- Pinning of 240 pin package changed</li> <li>- Updated DC characteristics</li> <li>- Add Table 2-10: EBI CFG AHB Bus Memory Map</li> <li>- Naming of PCFGRxx register in chapter 5 I/O updated</li> <li>- Added ADC minimum sampling time</li> <li>- RICFG0_ADC table corrected</li> <li>- Added HSSPI, SPI External Bus Interface timing chapters</li> <li>- Added Lock/unlock values</li> <li>- Added Module ID's</li> <li>- Update FPP mode entrance</li> <li>- Updated DC characteristics</li> <li>- Improved SPI Timing</li> <li>- External BUS frequency corrected</li> <li>- EBI RDY timing added</li> <li>- I/O map corrected</li> <li>- Updated DC characteristics</li> <li>- RICFG1 table corrected</li> <li>- Remove color from Pin Assignment figures</li> <li>- Extended Boundary Scan chapter</li> <li>- Added ADC Zero Transition Voltage</li> <li>- Correct typo in ordering informations</li> <li>- Added information about V<sub>DD3</sub> in power on sequences</li> <li>- Added Pin State while Power-On-Reset table</li> <li>- Corrected clock in UART/I2C AC chapter</li> <li>- Corrected number of Cortex-R4 MPU regions</li> <li>- Incorporated PCN Document No. 001-53350 Rev. *B</li> </ul> <p>The following changes have been made in this datasheet:            Page 363 / DC Characteristics Power Supply current in PSS mode            Page 363 / DC Characteristics, Power supply current in Timer mode</p> <p>Updated to Cypress look and feel (cosmetic changes only)</p>

**Document History Page (Continued)**

Document Title: MB9DF125 - Atlas-L, MB9DF125 Series Document Number: 002-05677				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*A	5270168	GESC	05/20/2016	<p>Updated to Cypress template.  Updated CY logo and Sales disclaimer.  Incorporated all customer information documents into the <a href="#">Errata</a> section.  Removed references to 'VDE5' throughout the datasheet.  Added description for IO cell types: BIDI50, BIDI33, TTL33, SMC and I2C in <a href="#">IO Circuit Types</a>.  Updated references to "Pin State while Power-On-Reset" in heading title, section text, and table title for <a href="#">Table 95</a> in section "<a href="#">Pin State During Active External Reset</a>".  Updated <a href="#">Table 2</a>: Removed "Power on Reset (PoR)" from the list of Resets.  Updated <a href="#">Table 15</a>: Fixed the ID Value of SYSC_SYSIDR register.  Updated <a href="#">Ordering Information</a>: Updated <a href="#">Table 99</a> and added a Note.</p>
*B	5436869	GESC	11/02/2016	<p>Added sections <a href="#">Features</a> and <a href="#">ESD Structure between Power Domains</a>.  Updated <a href="#">Table 1</a>, <a href="#">Table 49</a>, and <a href="#">Table 91</a>.  Added a Note for MAINOSC in <a href="#">Table 28</a>.  Removed <a href="#">Table 100</a>. 4 Bit Assignment of Hardware Sequence Flags (FR5 Family).  Updated the part number in Errata Applicability table in <a href="#">Errata</a>.  Updated Copyright and Disclaimer.</p>

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Lighting & Power Control	<a href="http://cypress.com/powerpsoc">cypress.com/powerpsoc</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/RF	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

#### Cypress Developer Community

[Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2008-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.