**1-to-64 bit variable length shift register** Rev. 7 — 1 April 2016

Product data sheet

#### **General description** 1.

The HEF4557B is a static clocked serial shift register whose length may be programmed to be any number of bits between 1 and 64. The number of bits selected is equal to the sum of the subscripts of the enabled length control inputs (L1, L2, L4, L8, L16, and L32) plus one. Serial data may be selected from the DA or DB data inputs with the A/B select input. This feature is useful for recirculation purposes. Information on DA or DB is shifted into the first register position and all the data in the register is shifted one position to the right on the LOW to HIGH transition of CP0 while CP1 is LOW or on the HIGH to LOW transition of CP1 while CP0 is HIGH. A HIGH on master reset (MR) resets the register and forces Q to LOW and Q to HIGH, independent of the other inputs.

It operates over a recommended  $V_{DD}$  power supply range of 3 V to 15 V referenced to  $V_{SS}$ (usually ground). Unused inputs must be connected to V<sub>DD</sub>, V<sub>SS</sub>, or another input.

#### 2. Features and benefits

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from –40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B

#### 3. Ordering information

#### Table 1. **Ordering information**


All types operate from −40 °C to +85 °C

| Type number | Package |  |          |  |  |  |  |  |
|-------------|---------|--|----------|--|--|--|--|--|
|             | Name    | Description  | Version  |  |  |  |  |  |
| HEF4557BT   | SO16    | plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 |  |  |  |  |  |









4


**Functional diagram** 

HEF4557B 1-to-64 bit variable length shift register

2 of 16


# **HEF4557B**

### 1-to-64 bit variable length shift register



### 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

| Table 2. Pin description table |                      |                           |  |  |  |  |  |
|--------------------------------|----------------------|---------------------------|--|--|--|--|--|
| Symbol                         | Pin                  | Description               |  |  |  |  |  |
| L1, L2, L4, L8, L16, L32       | 2, 1, 15, 14, 13, 12 | bit-length control input  |  |  |  |  |  |
| MR                             | 3                    | asynchronous master reset |  |  |  |  |  |
| CP0                            | 4                    | clock input               |  |  |  |  |  |
| CP1                            | 5                    | clock input               |  |  |  |  |  |
| DA, DB                         | 7, 6                 | data input                |  |  |  |  |  |
| V <sub>SS</sub>                | 8                    | ground (0 V)              |  |  |  |  |  |
| A/B                            | 9                    | select data input         |  |  |  |  |  |

HEF4557B Product data sheet

| Fable 2.         Pin description tablecontinued |     |                               |  |  |  |  |  |  |
|---|-----|-------------------------------|--|--|--|--|--|--|
| Symbol  | Pin | Description                   |  |  |  |  |  |  |
| Q   | 10  | buffered output               |  |  |  |  |  |  |
| Q   | 11  | complementary buffered output |  |  |  |  |  |  |
| V <sub>DD</sub>                                 | 16  | supply voltage                |  |  |  |  |  |  |

## 6. Functional description

#### Table 3.Function table

| Inputs | nputs |                |                |     |              |                |  |  |
|--------|-------|----------------|----------------|-----|--------------|----------------|--|--|
| MR     | A/B   | DA             | DB             | CP0 | CP1          | Q              |  |  |
| L      | L     | D <sub>1</sub> | D <sub>2</sub> | ↑   | L            | D <sub>2</sub> |  |  |
| L      | Н     | D <sub>1</sub> | D <sub>2</sub> | ↑   | L            | D <sub>1</sub> |  |  |
| L      | L     | D <sub>1</sub> | D <sub>2</sub> | Н   | $\downarrow$ | D <sub>2</sub> |  |  |
| L      | Н     | D <sub>1</sub> | D <sub>2</sub> | Н   | $\downarrow$ | D <sub>1</sub> |  |  |
| Н      | Х     | Х              | Х              | Х   | Х            | L              |  |  |

[1] The moment  $D_n$  appears at Q depends on the bit-length shown in Table 4; H = HIGH voltage level; L = LOW voltage level; X = don't care;  $\uparrow$  = positive-going transition;  $\downarrow$  = negative-going transition; D<sub>1</sub>, D<sub>2</sub> = either HIGH or LOW.

#### Table 4. Bit-length select function table

| L32 | L16 | L8            | L4               | L2                 | L1               | <b>Register length</b> |
|-----|-----|---------------|------------------|--------------------|------------------|------------------------|
| L   | L   | L             | L                | L                  | L                | 1-bit                  |
| L   | L   | L             | L                | L                  | Н                | 2-bits                 |
| L   | L   | L             | L                | Н                  | L                | 3-bits                 |
| L   | L   | L             | L                | Н                  | Н                | 4-bits                 |
| L   | L   | L             | Н                | L                  | L                | 5-bits                 |
| L   | L   | L             | Н                | L                  | Н                | 6-bits                 |
| L   | L   | L             | Н                | Н                  | L                | 7-bits                 |
| L   | L   | L             | Н                | Н                  | Н                | 8-bits                 |
|     | I   | L1 to L16 con | tinue to increme | nt in a binary co  | unt with L32 LOV | N                      |
| L   | Н   | Н             | Н                | Н                  | Н                | 32-bits                |
| Н   | L   | L             | L                | L                  | L                | 33-bits                |
| Н   | L   | L             | L                | L                  | Н                | 34-bits                |
|     | I   | L1 to L16 con | tinue to increme | nt in a binary cou | unt with L32 HIG | Н                      |
| Н   | Н   | Н             | Н                | L                  | L                | 61-bits                |
| Н   | Н   | Н             | Н                | L                  | Н                | 62-bits                |
| Н   | Н   | Н             | Н                | Н                  | L                | 63-bits                |
| Н   | Н   | Н             | Н                | Н                  | Н                | 64-bits                |

## 7. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol           | Parameter               | Conditions  |     | Min  | Max                   | Unit |
|------------------|-------------------------|---|-----|------|-----------------------|------|
| V <sub>DD</sub>  | supply voltage          |   |     | -0.5 | +18                   | V    |
| I <sub>IK</sub>  | input clamping current  | $V_{I} < -0.5 \text{ V or } V_{I} > V_{DD} + 0.5 \text{ V}$ |     | -    | ±10                   | mA   |
| VI               | input voltage           |   |     | -0.5 | V <sub>DD</sub> + 0.5 | V    |
| I <sub>ОК</sub>  | output clamping current | $V_O < -0.5$ V or $V_O > V_{DD}$ + 0.5 V                    |     | -    | ±10                   | mA   |
| I <sub>I/O</sub> | input/output current    |   |     | -    | ±10                   | mA   |
| I <sub>DD</sub>  | supply current          |   |     | -    | 50                    | mA   |
| T <sub>stg</sub> | storage temperature     |   |     | -65  | +150                  | °C   |
| T <sub>amb</sub> | ambient temperature     |   |     | -40  | +85                   | °C   |
| P <sub>tot</sub> | total power dissipation | SO16 package  | [1] | -    | 500                   | mW   |
| Р                | power dissipation       | per output  |     | -    | 100                   | mW   |

[1] For SO16 package:  $P_{tot}$  derates linearly with 8 mW/K above 70 °C.

## 8. Recommended operating conditions

#### Table 6. Recommended operating conditions

| Symbol              | Parameter                           | Conditions             | Min | Тур | Max             | Unit |
|---------------------|-------------------------------------|------------------------|-----|-----|-----------------|------|
| V <sub>DD</sub>     | supply voltage                      |                        | 3   | -   | 15              | V    |
| VI                  | input voltage                       |                        | 0   | -   | V <sub>DD</sub> | V    |
| T <sub>amb</sub>    | ambient temperature                 | in free air            | -40 | -   | +85             | °C   |
| $\Delta t/\Delta V$ | input transition rise and fall rate | $V_{DD} = 5 V$         | -   | -   | 3.75            | μs/V |
|                     |                                     | V <sub>DD</sub> = 10 V | -   | -   | 0.5             | μs/V |
|                     |                                     | V <sub>DD</sub> = 15 V | -   | -   | 0.08            | μs/V |

### 9. Static characteristics

### Table 7. Static characteristics

 $V_{SS} = 0$  V;  $V_I = V_{SS}$  or  $V_{DD}$  unless otherwise specified.

| Symbol          | Parameter                 | Conditions              | V <sub>DD</sub> | T <sub>amb</sub> = | –40 °C | T <sub>amb</sub> = | : 25 °C | T <sub>amb</sub> = 85 °C |       | Unit |
|-----------------|---------------------------|-------------------------|-----------------|--------------------|--------|--------------------|---------|--------------------------|-------|------|
|                 |                           |                         |                 | Min                | Max    | Min                | Max     | Min                      | Max   |      |
| VIH             | HIGH-level input voltage  | I <sub>O</sub>   < 1 μA | 5 V             | 3.5                | -      | 3.5                | -       | 3.5                      | -     | V    |
|                 |                           |                         | 10 V            | 7.0                | -      | 7.0                | -       | 7.0                      | -     | V    |
|                 |                           |                         | 15 V            | 11.0               | -      | 11.0               | -       | 11.0                     | -     | V    |
| V <sub>IL</sub> | LOW-level input voltage   | $ I_0  < 1 \ \mu A$     | 5 V             | -                  | 1.5    | -                  | 1.5     | -                        | 1.5   | V    |
|                 |                           |                         | 10 V            | -                  | 3.0    | -                  | 3.0     | -                        | 3.0   | V    |
|                 |                           |                         | 15 V            | -                  | 4.0    | -                  | 4.0     | -                        | 4.0   | V    |
| V <sub>OH</sub> | HIGH-level output voltage | $ I_0  < 1 \ \mu A$     | 5 V             | 4.95               | -      | 4.95               | -       | 4.95                     | -     | V    |
|                 |                           |                         | 10 V            | 9.95               | -      | 9.95               | -       | 9.95                     | -     | V    |
|                 |                           |                         | 15 V            | 14.95              | -      | 14.95              | -       | 14.95                    | -     | V    |
| V <sub>OL</sub> | LOW-level output voltage  | $ I_0  < 1 \ \mu A$     | 5 V             | -                  | 0.05   | -                  | 0.05    | -                        | 0.05  | V    |
|                 |                           |                         | 10 V            | -                  | 0.05   | -                  | 0.05    | -                        | 0.05  | V    |
|                 |                           |                         | 15 V            | -                  | 0.05   | -                  | 0.05    | -                        | 0.05  | V    |
| I <sub>OH</sub> | HIGH-level output current | V <sub>O</sub> = 2.5 V  | 5 V             | -                  | -1.7   | -                  | -1.4    | -                        | -1.1  | mA   |
|                 |                           | V <sub>O</sub> = 4.6 V  | 5 V             | -                  | -0.52  | -                  | -0.44   | -                        | -0.36 | mA   |
|                 |                           | V <sub>O</sub> = 9.5 V  | 10 V            | -                  | -1.3   | -                  | -1.1    | -                        | -0.9  | mA   |
|                 |                           | V <sub>O</sub> = 13.5 V | 15 V            | -                  | -3.6   | -                  | -3.0    | -                        | -2.4  | mA   |
| I <sub>OL</sub> | LOW-level output current  | $V_{O} = 0.4 V$         | 5 V             | 0.52               | -      | 0.44               | -       | 0.36                     | -     | mA   |
|                 |                           | $V_{O} = 0.5 V$         | 10 V            | 1.3                | -      | 1.1                | -       | 0.9                      | -     | mA   |
|                 |                           | V <sub>O</sub> = 1.5 V  | 15 V            | 3.6                | -      | 3.0                | -       | 2.4                      | -     | mA   |
| I <sub>I</sub>  | input leakage current     |                         | 15 V            | -                  | ±0.3   | -                  | ±0.3    | -                        | ±1.0  | μA   |
| I <sub>DD</sub> | supply current            | I <sub>O</sub> = 0 A    | 5 V             | -                  | 50     | -                  | 50      | -                        | 375   | μA   |
|                 |                           |                         | 10 V            | -                  | 100    | -                  | 100     | -                        | 750   | μA   |
|                 |                           |                         | 15 V            | -                  | 200    | -                  | 200     | -                        | 1500  | μA   |
| CI              | input capacitance         |                         | -               | -                  | -      | -                  | 7.5     | -                        | -     | pF   |

## **10. Dynamic characteristics**

### Table 8. Dynamic characteristics

 $V_{SS} = 0 V$ ;  $T_{amb} = 25 \circ C$ ; for test circuit see <u>Figure 6</u>; unless otherwise specified.

| Symbol           | Parameter         | Conditions   | $V_{DD}$ |     | Extrapolation formula               | Min | Тур  | Max | Unit |
|------------------|-------------------|--|----------|-----|-------------------------------------|-----|------|-----|------|
| t <sub>PHL</sub> | HIGH to LOW       | CP0, $\overline{CP}1$ to Q, $\overline{Q}$ ;   | 5 V      | [1] | 213 ns + (0.55 ns/pF)C <sub>L</sub> | -   | 240  | 480 | ns   |
|                  | propagation delay | see Figure 4   | 10 V     |     | 79 ns + (0.23 ns/pF)C <sub>L</sub>  | -   | 90   | 180 | ns   |
|                  |                   |  | 15 V     |     | 57 ns + (0.16 ns/pF)C <sub>L</sub>  | -   | 65   | 130 | ns   |
|                  |                   | MR to Q; see Figure 4  | 5 V      |     | 143 ns + (0.55 ns/pF)C <sub>L</sub> | -   | 170  | 340 | ns   |
|                  |                   |  | 10 V     |     | 69 ns + (0.23 ns/pF)C <sub>L</sub>  | -   | 80   | 160 | ns   |
|                  |                   |  | 15 V     |     | 52 ns + (0.16 ns/pF)C <sub>L</sub>  | -   | 60   | 120 | ns   |
| t <sub>PLH</sub> | LOW to HIGH       | CP0, $\overline{CP}1$ to Q, $\overline{Q}$ ;   | 5 V      | [1] | 213 ns + (0.55 ns/pF)C <sub>L</sub> | -   | 240  | 480 | ns   |
|                  | propagation delay | see Figure 4   | 10 V     |     | 79 ns + (0.23 ns/pF)C <sub>L</sub>  | -   | 90   | 180 | ns   |
|                  |                   |  | 15 V     |     | 57 ns + (0.16 ns/pF)C <sub>L</sub>  | -   | 65   | 130 | ns   |
|                  |                   | MR to $\overline{Q}$ ; see Figure 4  | 5 V      |     | 113 ns + (0.55 ns/pF)C <sub>L</sub> | -   | 140  | 280 | ns   |
|                  |                   |  | 10 V     |     | 59 ns + (0.23 ns/pF)C <sub>L</sub>  | -   | 70   | 140 | ns   |
|                  |                   |  | 15 V     |     | 47 ns + (0.16 ns/pF)C <sub>L</sub>  | -   | 55   | 110 | ns   |
| tt               | transition time   | see Figure 4   | 5 V      | [1] | 10 ns + (1.00 ns/pF)C <sub>L</sub>  | -   | 60   | 120 | ns   |
|                  |                   |  | 10 V     |     | 9 ns + (0.42 ns/pF)C <sub>L</sub>   | -   | 30   | 60  | ns   |
|                  |                   |  | 15 V     |     | 6 ns + (0.28 ns/pF)C <sub>L</sub>   | -   | 20   | 40  | ns   |
| lsu              | set-up time       | $\overline{DA}$ , DB, $\overline{A/B}$ to CP0,   | 5 V      | [2] |                                     | 360 | 180  | -   | ns   |
|                  |                   | CP1;L1 to L32 = LOW;<br>see Figure 5   | 10 V     |     |                                     | 140 | 70   | -   | ns   |
|                  |                   |  | 15 V     |     |                                     | 90  | 45   | -   | ns   |
|                  |                   | DA, DB, A/B to CP0,<br>CP1; L32 = HIGH;<br>see Figure 5                                  | 5 V      |     |                                     | +40 | -20  | -   | ns   |
|                  |                   |  | 10 V     |     |                                     | +35 | -10  | -   | ns   |
|                  |                   |  | 15 V     |     |                                     | +30 | -5   | -   | ns   |
| t <sub>h</sub>   | hold time         | DA, DB, A/B to CP0,  | 5 V      | [2] |                                     | -40 | -110 | -   | ns   |
|                  |                   | CP1; L1 to L32 = LOW;<br>see Figure 5  | 10 V     |     |                                     | -10 | -45  | -   | ns   |
|                  |                   |  | 15 V     |     |                                     | 0   | -30  | -   | ns   |
|                  |                   | $\underline{DA}$ , $\underline{DB}$ , $\underline{A}\overline{B}$ to $\underline{CP0}$ , | 5 V      |     |                                     | 90  | 30   | -   | ns   |
|                  |                   | CP1;<br>L1 to L32 = HIGH;  | 10 V     |     |                                     | 60  | 20   | -   | ns   |
|                  |                   | see <u>Figure 5</u>  | 15 V     |     |                                     | 50  | 15   | -   | ns   |
| w                | pulse width       | CP0 input LOW;   | 5 V      |     |                                     | 180 | 90   | -   | ns   |
|                  |                   | minimum width;   | 10 V     |     |                                     | 60  | 30   | -   | ns   |
|                  |                   | see <u>Figure 5</u>  | 15 V     |     |                                     | 40  | 20   | -   | ns   |
|                  |                   | CP1 input HIGH;  | 5 V      |     |                                     | 180 | 90   | -   | ns   |
|                  |                   | minimum width;   | 10 V     |     |                                     | 60  | 30   | -   | ns   |
|                  |                   | see <u>Figure 5</u>  | 15 V     |     |                                     | 40  | 20   | -   | ns   |
|                  |                   | MR input HIGH;   | 5 V      |     |                                     | 150 | 75   | -   | ns   |
|                  |                   | minimum width;   | 10 V     |     |                                     | 70  | 35   | -   | ns   |
|                  |                   | see <u>Figure 5</u>  | 15 V     |     |                                     | 50  | 25   | -   | ns   |

### 1-to-64 bit variable length shift register

#### Table 8. Dynamic characteristics ... continued

| Symbol           | Parameter     | Conditions                              | V <sub>DD</sub> | Extrapolation formula | Min | Тур | Max | Unit |
|------------------|---------------|---|-----------------|-----------------------|-----|-----|-----|------|
| t <sub>rec</sub> | recovery time | MR input;                               | 5 V 🛛 🖄         |                       | 500 | 250 | -   | ns   |
|                  |               | L1 to L32 = LOW;<br>see <u>Figure 5</u> | 10 V            |                       | 250 | 125 | -   | ns   |
|                  |               |   | 15 V            |                       | 150 | 75  | -   | ns   |
|                  |               | MR input;<br>L32 = HIGH                 | 5 V             |                       | 110 | 50  | -   | ns   |
|                  |               |   | 10 V            |                       | 70  | 30  | -   | ns   |
|                  |               |   | 15 V            |                       | 60  | 25  | -   | ns   |
| f <sub>max</sub> | maximum       | see Figure 5                            | 5 V             |                       | 2.5 | 5   | -   | MHz  |
|                  | frequency     |   | 10 V            |                       | 7   | 14  | -   | MHz  |
|                  |               |   | 15 V            |                       | 10  | 20  | -   | MHz  |

 $V_{SS} = 0 V$ ;  $T_{amb} = 25$ °C; for test circuit see <u>Figure 6</u>; unless otherwise specified.

[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C<sub>L</sub> in pF).

[2] The set-up, hold, and recovery times vary with the minimum number of bits selected. For intermediate numbers not specified, interpolate as shown in <u>Table 9</u>.

#### Table 9. Interpolation table [1]

| Length | control i | nputs |    |     |     | Minimum number of | Set-up, hold, and  | Example: t <sub>rec</sub>      |
|--------|-----------|-------|----|-----|-----|-------------------|--------------------|--------------------------------|
| L1     | L2        | L4    | L8 | L16 | L32 | bits selected     | recovery times     | minimum, V <sub>DD</sub> = 5 V |
| L      | L         | L     | L  | L   | L   | 1                 | see <u>Table 8</u> | 500 ns                         |
| Н      | L         | L     | L  | L   | L   | 2                 | (interpolate in 6  | 435 ns                         |
| Х      | Н         | L     | L  | L   | L   | 3                 | equal steps)       | 370 ns                         |
| Х      | Х         | Н     | L  | L   | L   | 5                 | _                  | 305 ns                         |
| Х      | Х         | Х     | Н  | L   | L   | 9                 | _                  | 240 ns                         |
| Х      | Х         | Х     | Х  | Н   | L   | 17                |                    | 175 ns                         |
| Х      | Х         | Х     | Х  | Х   | Н   | 33                | see <u>Table 8</u> | 110 ns                         |

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care


### Table 10. Dynamic power dissipation P<sub>D</sub>

 $P_D$  can be calculated from the formulas shown.  $V_{SS} = 0$  V;  $t_r = t_f \le 20$  ns;  $T_{amb} = 25$  °C.

| Symbol | Parameter     | V <sub>DD</sub> | Typical formula for $P_D(\mu W)$   | where:   |
|--------|---------------|-----------------|--|--|
| PD     | dynamic power | 5 V             | $P_{D} = 3500 \times f_{i} + \Sigma (f_{o} \times C_{L}) \times V_{DD}^{2}$  | $f_i = input frequency in MHz,$                |
|        | dissipation   | 10 V            | $P_{D} = 15000 \times f_{i} + \Sigma (f_{o} \times C_{L}) \times V_{DD}^{2}$ | $f_o = output frequency in MHz,$               |
|        |               | 15 V            | $P_{D} = 37000 \times f_{i} + \Sigma (f_{o} \times C_{L}) \times V_{DD}^{2}$ | $C_L$ = output load capacitance in pF,         |
|        |               |                 |  | $V_{DD}$ = supply voltage in V,                |
|        |               |                 |  | $\Sigma(f_o \times C_L)$ = sum of the outputs. |


1-to-64 bit variable length shift register

## 11. Waveforms




## **HEF4557B**

### 1-to-64 bit variable length shift register



# **HEF4557B**


### 1-to-64 bit variable length shift register



#### Table 11. Measurement points and test data

| Supply voltage  | Input           |                   |                                 | Load  |
|-----------------|-----------------|-------------------|---------------------------------|-------|
| V <sub>DD</sub> | VI              | V <sub>M</sub>    | t <sub>r</sub> , t <sub>f</sub> | CL    |
| 5 V to 15 V     | V <sub>DD</sub> | 0.5V <sub>I</sub> | ≤ 20 ns                         | 50 pF |

### 12. Package outline



### Fig 7. Package outline SOT109-1 (SO16)

## 13. Revision history

### Table 12. Revision history

| Document ID      | Release date   | Data sheet status            | Change notice | Supersedes       |
|------------------|--|------------------------------|---------------|------------------|
| HEF4557B v.7     | 20160401   | Product data sheet           | -             | HEF4557B v.6     |
| Modifications:   | Type number HEF4557BP (SOT38-4) removed.                         |                              |               |                  |
| HEF4557B v.6     | 20111118   | Product data sheet           | -             | HEF4557B v.5     |
| Modifications:   | Section Applications removed                                     |                              |               |                  |
|                  | • <u>Table 7</u> : I <sub>OH</sub> n                             | ninimum values changed to ma | aximum        |                  |
|                  | <ul> <li>Figure 5: "A/B input" changed to "A/B input"</li> </ul> |                              |               |                  |
| HEF4557B v.5     | 20091216   | Product data sheet           | -             | HEF4557B v.4     |
| HEF4557B v.4     | 20090916   | Product data sheet           | -             | HEF4557B_CNV v.3 |
| HEF4557B_CNV v.3 | 19950101   | Product specification        | -             | HEF4557B_CNV v.2 |
| HEF4557B_CNV v.2 | 19950101   | Product specification        | -             | -                |

### 14. Legal information

### 14.1 Data sheet status

| Document status[1][2]          | Product status <sup>[3]</sup> | Definition  |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet   | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet     | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

### 14.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any

representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and

customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia

products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

# **HEF4557B**

### 1-to-64 bit variable length shift register

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of

non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### **15. Contact information**

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

HEF4557B

### 1-to-64 bit variable length shift register

### 16. Contents

| 1          | General description 1              |
|------------|------------------------------------|
| 2          | Features and benefits 1            |
| 3          | Ordering information 1             |
| 4          | Functional diagram 2               |
| 5          | Pinning information 3              |
| 5.1<br>5.2 | Pinning                            |
| 6          | Functional description 4           |
| 7          | Limiting values                    |
| 8          | Recommended operating conditions 5 |
| 9          | Static characteristics             |
| 10         | Dynamic characteristics 7          |
| 11         | Waveforms                          |
| 12         | Package outline 12                 |
| 13         | Revision history 13                |
| 14         | Legal information 14               |
| 14.1       | Data sheet status 14               |
| 14.2       | Definitions                        |
| 14.3       | Disclaimers 14                     |
| 14.4       | Trademarks 15                      |
| 15         | Contact information 15             |
| 16         | Contents 16                        |