
- Output Swing Includes Both Supply Rails
- Low Noise . . . 15 nV/ $\sqrt{\text{Hz}}$ Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Single-Supply 3-V and 5-V Operation
- Common-Mode Input Voltage Range Includes Negative Rail
- High Gain Bandwidth . . . 2 MHz at
 V_{DD} = 5 V With 600-Ω Load
- High Slew Rate ... 1.6 V/ μ s at V_{DD} = 5 V
- Wide Supply Voltage Range 2.7 V to 10 V
- Macromodel Included

description



The TLV2231 is a single low-voltage operational amplifier available in the SOT-23 package. It offers 2 MHz of bandwidth and 1.6 V/ μ s of slew rate for applications requiring good ac performance. The device exhibits rail-to-rail output performance for increased dynamic range in single or split supply applications. The TLV2231 is fully characterized at 3 V and 5 V and is optimized for low-voltage applications.

The TLV2231, exhibiting high input impedance and low noise, is excellent for small-signal conditioning of high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single- or split-supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs). The device can also drive $600-\Omega$ loads for telecom applications.

With a total area of 5.6mm², the SOT-23 package only requires one-third the board space of the standard 8-pin SOIC package. This ultra-small package allows designers to place single amplifiers very close to the signal source, minimizing noise pick-up from long PCB traces. TI has also taken special care to provide a pinout that is optimized for board layout (see Figure 1). Both inputs are separated by GND to prevent coupling or leakage paths. The OUT and IN- terminals are on the same end of the board for providing negative feedback. Finally, gain setting resistors and the decoupling capacitor are easily placed around the package.




Figure 1. Typical Surface Mount Layout for a Fixed-Gain Noninverting Amplifier



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Advanced LinCMOS is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated


SLOS158D - JUNE 1996 - REVISED APRIL 2001

	AVAILABLE OPTIONS										
т.	V _{IO} max AT 25°C	PACKAGED DEVICES	SYMBOL	CHIP FORM‡							
TA	VIOIIIAX AT 23 C	SOT-23 (DBV)†	STWIBOL	(Y)							
0°C to 70°C	3 mV	TLV2231CDBV	VAEC	TLV2231Y							
-40°C to 85°C	3 mV	TLV2231IDBV	VAEI	12022311							
			-								

[†] The DBV package available in tape and reel only. [‡] Chip forms are tested at $T_A = 25^{\circ}C$ only.


TLV2231Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2231C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.





equivalent schematic



[†] Includes both amplifiers and all ESD, bias, and trim circuitry



SLOS158D – JUNE 1996 – REVISED APRIL 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, V _{ID} (see Note 2)	
Input voltage range, VI (any input, see Note 1)	
Input current, I _I (each input)	±5 mĀ
Output current, I _O	±50 mA
Total current into V _{DD+}	±50 mA
Total current out of V _{DD} _	±50 mA
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : TLV2231C	0°C to 70°C
TLV2231I	
Storage temperature range, T _{stg}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DBV package	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to V_{DD} -.

 Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below V_{DD} – 0.3 V.

3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

recommended operating conditions

	TL	V2231C	TL	_V2231I	UNIT
	MIN	MAX	MIN	MAX	UNIT
Supply voltage, V _{DD} (see Note 1)	2.7	10	2.7	10	V
Input voltage range, VI	V _{DD} -	V _{DD+} -1.3	V _{DD} -	V _{DD+} -1.3	V
Common-mode input voltage, VIC	V _{DD} -	V _{DD+} -1.3	V _{DD} -	V _{DD+} -1.3	V
Operating free-air temperature, T _A	0	70	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V_{DD} -.



SLOS158D - JUNE 1996 - REVISED APRIL 2001

electrical characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted)

		TEAT OOL		- +	Т	LV22310	C	٦	LV2231		
	PARAMETER	TEST CON	IDITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage					0.75	3		0.75	3	mV
αNO	Temperature coefficient of input offset voltage			Full range		0.5			0.5		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 V,$ $V_{O} = 0,$	$V_{IC} = 0,$ R _S = 50 Ω	25°C		0.003			0.003		μV/mo
IIO	Input offset current			25°C		0.5	60		0.5	60	pА
10	input onoot outront			Full range			150			150	P/1
IB	Input bias current			25°C		1	60		1	60	pА
UD	input blad danom			Full range			150			150	P/1
Vien	Common-mode input	Po - 50 0	VIO ≤5 mV	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		v
VICR	voltage range	R _S = 50 Ω,	InIOI ≥2 µm	Full range	0 to 1.7			0 to 1.7			v
		I _{OH} = -1 mA		25°C		2.87			2.87		
Vон	High-level output voltage	1		25°C		2.74			2.74		V
	voltage	$I_{OH} = -2 \text{ mA}$		Full range	2			2			
		V _{IC} = 1.5 V,	I _{OL} = 50 μA	25°C		10			10		
VOL	Low-level output voltage	V _{IC} = 1.5 V,	l _{OL} = 500 μA	25°C		100			100		mV
		VIC = 1.5 V,	ΙΟΓ = 300 μΑ	Full range			300			300	
	Large-signal	V _{IC} = 1.5 V,	R _I = 600 Ω [‡]	25°C	1	1.6		1	1.6		
AVD	differential voltage	$V_{IC} = 1.5 V,$ $V_{O} = 1 V \text{ to } 2 V$	_	Full range	0.3			0.3			V/m∖
	amplification	Ű	$R_L = 1 M\Omega^{\ddagger}$	25°C		250			250		
^r id	Differential input resistance			25°C		1012			1012		Ω
r _{ic}	Common-mode input resistance			25°C		1012			1012		Ω
^C ic	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF
z _o	Closed-loop output impedance	f = 1 MHz,	A _V = 1	25°C		156			156		Ω
CMRR	Common-mode	V _{IC} = 0 to 1.7 V,		25°C	60	70		60	70		dB
	rejection ratio	V _O = 1.5 V,	R _S = 50 Ω	Full range	55			55			uB
k SVR	Supply voltage rejection ratio	$V_{DD} = 2.7 \text{ V to }$ $V_{IC} = V_{DD}/2,$	8 V, No load	25°C	70	96		70	96		dB
	$(\Delta V_{DD} / \Delta V_{IO})$			Full range	70			70			
DD	Supply current	V _O = 1.5 V,	No load	25°C		750	1200		750	1200	μA
עטי		1 · · · · · · · · ·	10000	Full range			1500			1500	μη

[†] Full range for the TLV2231C is 0°C to 70°C. Full range for the TLV2231I is – 40°C to 85°C.

‡Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at T_A = 150°C extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



operating characteristics at specified free-air temperature, V_{DD} = 3 V

-		TEAT CON		- +	Т	LV2231	C		TLV2231		
f	PARAMETER	TEST CONE	DITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
SR	Slew rate at unity	V _O = 1.1 V to 1.9 V,	R _I = 600 Ω [‡] ,	25°C Full	0.75	1.25		0.75	1.25		V/µs
ÖK	gain	$C_{L} = 100 \text{ pF}^{\ddagger}$	Ľ,	range	0.5			0.5			ν/μ3
Vn	Equivalent input	f = 10 Hz		25°C		105			105		nV/√H
۷n	noise voltage	f = 1 kHz		25°C		16			16		
Versex	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		1.4			1.4		
VN(PP)	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C		1.5			1.5		μV
I _n	Equivalent input noise current			25°C		0.6			0.6		fA∕√Hz
		$V_{O} = 1 V \text{ to } 2 V,$ f = 20 kHz.	A _V = 1	25°C		0.285%			0.285%		
	Total harmonic	$R_{L} = 600 \ \Omega^{\ddagger}$	A _V = 10	25°C		7.2%			7.2%		1
THD+N	distortion plus noise	$V_{O} = 1 V \text{ to } 2 V,$	A _V = 1			0.014%			0.014%		
	noise	f = 20 kHz,	A _V = 10	25°C		0.098%			0.098%		
		R _L = 600 Ω§	A _V = 100			0.13%			0.13%		
	Gain-bandwidth product	f = 10 kHz, C _L = 100 pF‡	$R_L = 600 \ \Omega^{\ddagger},$	25°C		1.9			1.9		MHz
BOM	Maximum output- swing bandwidth	$V_{O(PP)} = 1 V,$ R _L = 600 $\Omega^{\ddagger},$	A _V = 1, C _L = 100 pF‡	25°C		60			60		kHz
t _s	Settling time	$A_V = -1$, Step = 1 V to 2 V,	То 0.1%	25°C		0.9			0.9		μs
' S		R _L = 600 Ω [‡] , C _L = 100 pF [‡]	То 0.01%	23.0		1.5			1.5		μο
[¢] m	Phase margin at unity gain	R _L = 600 Ω [‡] ,	C _L = 100 pF‡	25°C		50°			50°		
	Gain margin	7	_	25°C		8			8		dB

[†] Full range is -40° C to 85° C.

‡Referenced to 1.5 V

§ Referenced to 0 V



SLOS158D - JUNE 1996 - REVISED APRIL 2001

electrical characteristics at specified free-air temperature, V_{DD} = 5 V (unless otherwise noted)

		TEAT AN		- +	Т	LV22310	C	1	LV2231		
	PARAMETER	TEST CON	IDITIONS	TA‡	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VIO	Input offset voltage					0.71	3		0.71	3	mV
αNIO	Temperature coefficient of input offset voltage			Full range		0.5			0.5		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{\text{DD}\pm} = \pm 2.5 \text{ V},$ $V_{\text{O}} = 0,$	$V_{IC} = 0,$ R _S = 50 Ω	25°C		0.003			0.003		μV/mo
10	Input offset current			25°C		0.5	60		0.5	60	pА
10	····	4		Full range			150			150	P
IВ	Input bias current			25°C		1	60		1	60	pА
U				Full range			150			150	P
Vien	Common-mode input	$P_{0} = 50.0$	1/10155 m/	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		v
VICR	voltage range	R _S = 50 Ω,	VIO ≤5 mV	Full range	0 to 3.7			0 to 3.7			v
		I _{OH} = -1 mA		25°C		4.9			4.9		
Vон	High-level output voltage	1		25°C		4.6			4.6		V
	vollage	IOH = -4 mA		Full range	4			4			
		V _{IC} = 2.5 V,	l _{OL} = 500 μA	25°C		80			80		
VOL	Low-level output voltage	V _{IC} = 2.5 V,	I _{OL} = 1 mA	25°C		160			160		mV
		VIC = 2.5 V,		Full range			500			500	
	Large-signal	V _{IC} = 2.5 V,	$R_{1} = 600 \Omega^{\ddagger}$	25°C	1	1.5		1	1.5		
AVD	differential voltage	$V_{0} = 1 V \text{ to } 4 V$	_	Full range	0.3			0.3			V/m∖
	amplification		$R_L = 1 M\Omega^{\ddagger}$	25°C		400			400		
^r id	Differential input resistance			25°C		1012			1012		Ω
^r ic	Common-mode input resistance			25°C		1012			1012		Ω
cic	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF
z ₀	Closed-loop output impedance	f = 1 MHz,	A _V = 1	25°C		138			138		Ω
CMRR	Common-mode	$V_{IC} = 0 \text{ to } 2.7 \text{ V},$		25°C	60	70		60	70		dB
5	rejection ratio	V _O = 2.5 V,	R _S = 50 Ω	Full range	55			55			
k SVR	Supply voltage rejection ratio	$V_{DD} = 4.4 V \text{ to 8}$ $V_{IC} = V_{DD}/2$,	3 V, No load	25°C	70	96		70	96		dB
	$(\Delta V_{DD} / \Delta V_{IO})$,		Full range	70			70			
IDD	Supply current	V _O = 2.5 V,	No load	25°C		850	1300		850	1300	μA
				Full range			1600			1600	

[†] Full range for the TLV2231C is 0°C to 70°C. Full range for the TLV2231I is – 40°C to 85°C.

‡Referenced to 2.5 V

NOTE 5: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at T_A = 150°C extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.



operating characteristics at specified free-air temperature, V_{DD} = 5 V

-		TENT CONDITIONS		- +	Т	LV2231	C	-	TLV2231		
F	PARAMETER	TEST CONDITIONS		TA⁺	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Slew rate at unity	V _O = 1.5 V to 3.5 V,	R _I = 600 Ω [‡] ,	25°C	1	1.6		1	1.6		
SR	gain	$C_L = 100 \text{ pF}^{\ddagger}$	$R_{L} = 600 \Omega_{2}^{+},$	Full range	0.7			0.7			V/µs
V	Equivalent input	f = 10 Hz		25°C		100			100		
Vn	noise voltage	f = 1 kHz		25°C		15			15		nV/√Hz
Versex	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		1.4			1.4		μV
VN(PP)	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C		1.5			1.5		μv
In	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
		$V_{O} = 1.5 V \text{ to } 3.5 V,$	A _V = 1	25°C		0.409%			0.409%		
	Total harmonic	f = 20 kHz, $R_L = 600 \Omega^{\ddagger}$	A _V = 10	25°C		3.68%			3.68%		
THD+N	distortion plus noise	$V_{O} = 1.5 \text{ V to } 3.5 \text{ V},$	A _V = 1			0.018%			0.018%		
	noise	f = 20 kHz,	A _V = 10	25°C		0.045%			0.045%		
		R _L = 600 Ω§	A _V = 100			0.116%			0.116%		
	Gain-bandwidth product	f = 10 kHz, C _L = 100 pF‡	$R_{L} = 600 \ \Omega^{\ddagger},$	25°C		2			2		MHz
B _{OM}	Maximum output-swing bandwidth	$V_{O(PP)} = 1 V,$ R _L = 600 $\Omega^{\ddagger},$	A _V = 1, C _L = 100 pF‡	25°C		300			300		kHz
+	Sottling time	$A_V = -1$, Step = 1.5 V to 3.5 V,	To 0.1%	25°C		0.95			0.95		
t _s	Settling time	$R_L = 600 \ \Omega^{\ddagger}, C_L = 100 \ pF^{\ddagger}$	To 0.01%	200		2.4			2.4		μs
[¢] m	Phase margin at unity gain	R _L = 600 Ω [‡] ,	C _L = 100 pF‡	25°C		48°			48°		
	Gain margin	1 -	_ ·	25°C		8			8		dB

[†] Full range is –40°C to 85°C.

‡Referenced to 2.5 V

§ Referenced to 0 V



SLOS158D - JUNE 1996 - REVISED APRIL 2001

electrical characteristics at V_DD = 3 V, T_A = 25 $^\circ\text{C}$ (unless otherwise noted)

		TEAT			TI	V2231Y	'	
	PARAMETER	IESI	CONDITIONS		MIN	TYP	MAX	UNIT
VIO	Input offset voltage					750		μV
IIO	Input offset current	$V_{DD} \pm = \pm 1.5 V,$ R _S = 50 Ω	$V_{IC} = 0,$	V _O = 0,		0.5		pА
I _{IB}	Input bias current	113 - 50 22				1		pА
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω			-0.3 to 2.2		V
Vон	High-level output voltage	I _{OH} = -1 mA				2.87		V
Ma.		V _{IC} = 1.5 V,	l _{OL} = 50 μA			10		mV
VOL	Low-level output voltage	V _{IC} = 1.5 V,	I _{OL} = 500 μA			100		mv
A	Large-signal differential voltage		$R_L = 600 \ \Omega^{\dagger}$			1.6		
AVD	amplification	$V_{O} = 1 V \text{ to } 2 V$	$R_L = 1 M\Omega^{\dagger}$			250		V/mV
^r id	Differential input resistance		•			1012		Ω
r _{ic}	Common-mode input resistance					1012		Ω
c _{ic}	Common-mode input capacitance	f = 10 kHz				6		pF
z _o	Closed-loop output impedance	f = 1 MHz,	$A_V = 1$			156		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0$ to 1.7 V,	$V_{O} = 0,$	$R_S = 50 \Omega$	60	70		dB
ksvr	Supply voltage rejection ratio $(\Delta V_{DD} / \Delta V_{IO})$	V _{DD} = 2.7 V to 8 V,	V _{IC} = 0,	No load		96		dB
IDD	Supply current	V _O = 0,	No load			750		μΑ

[†]Referenced to 1.5 V

electrical characteristics at V_DD = 5 V, T_A = 25 $^\circ\text{C}$ (unless otherwise noted)

	DADAMETED	теот			TI	V2231	<i>'</i>	
	PARAMETER	IESI	CONDITIONS		MIN	TYP	MAX	UNIT
VIO	Input offset voltage					710		μV
١Ю	Input offset current	$V_{DD} \pm = \pm 1.5 V,$ R _S = 50 Ω	$V_{IC} = 0,$	V _O = 0,		0.5		pА
I _{IB}	Input bias current	113 = 50 22				1		pА
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω			-0.3 to 4.2		V
Vон	High-level output voltage	I _{OH} = -1 mA				4.9		V
M		V _{IC} = 2.5 V,	I _{OL} = 500 μA			80		
VOL	Low-level output voltage	V _{IC} = 2.5 V,	I _{OL} = 1 mA			160		mV
A	Large-signal differential voltage		$R_L = 600 \ \Omega^{\dagger}$			15		V/mV
AVD	amplification	$V_{O} = 1 V \text{ to } 2 V$	$R_L = 1 M\Omega^{\dagger}$			400		V/IIIV
^r id	Differential input resistance					1012		Ω
r _{ic}	Common-mode input resistance					1012		Ω
c _{ic}	Common-mode input capacitance	f = 10 kHz				6		pF
z ₀	Closed-loop output impedance	f = 1 MHz,	A _V = 1			138		Ω
CMRR	Common-mode rejection ratio	V _{IC} = 0 to 1.7 V,	V _O = 0,	R _S = 50 Ω	60	70		dB
k _{SVR}	Supply voltage rejection ratio $(\Delta V_{DD}/\Delta V_{IO})$	V _{DD} = 2.7 V to 8 V,	V _{IC} = 0,	No load		96		dB
IDD	Supply current	V _O = 0,	No load			850		μA

T Referenced to 2.5 V



SLOS158D – JUNE 1996 – REVISED APRIL 2001


TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
VIO	Input offset voltage	Distribution vs Common-mode input voltage	2, 3 4, 5
ανιο	Input offset voltage temperature coefficient	Distribution	6, 7
IIB/IIO	Input bias and input offset currents	vs Free-air temperature	8
VI	Input voltage	vs Supply voltage vs Free-air temperature	9 10
Vон	High-level output voltage	vs High-level output current	11, 14
VOL	Low-level output voltage	vs Low-level output current	12, 13, 15
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	16
IOS	Short-circuit output current	vs Supply voltage vs Free-air temperature	17 18
VO	Output voltage	vs Differential input voltage	19, 20
AVD	Differential voltage amplification	vs Load resistance	21
AVD	Large-signal differential voltage amplification	vs Frequency vs Free-air temperature	22, 23 24, 25
z ₀	Output impedance	vs Frequency	26, 27
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	28 29
ksvr	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	30, 31 32
IDD	Supply current	vs Supply voltage	33
SR	Slew rate	vs Load capacitance vs Free-air temperature	34 35
Vo	Inverting large-signal pulse response	vs Time	36, 37
Vo	Voltage-follower large-signal pulse response	vs Time	38, 39
VO	Inverting small-signal pulse response	vs Time	40, 41
VO	Voltage-follower small-signal pulse response	vs Time	42, 43
Vn	Equivalent input noise voltage	vs Frequency	44, 45
	Noise voltage (referred to input)	Over a 10-second period	46
THD + N	Total harmonic distortion plus noise	vs Frequency	47
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	48 49
	Gain margin	vs Load capacitance	50, 51
φm	Phase margin	vs Frequency vs Load capacitance	22, 23 52, 53
B ₁	Unity-gain bandwidth	vs Load capacitance	54, 55




TYPICAL CHARACTERISTICS





SLOS158D – JUNE 1996 – REVISED APRIL 2001


TYPICAL CHARACTERISTICS



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS






SLOS158D – JUNE 1996 – REVISED APRIL 2001






TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS



[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V. [‡] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.






TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS






SLOS158D - JUNE 1996 - REVISED APRIL 2001







TYPICAL CHARACTERISTICS





APPLICATION INFORMATION

driving large capacitive loads

The TLV2231 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 50 through Figure 55 illustrate its ability to drive loads greater than 100 pF while maintaining good gain and phase margins (R_{null} = 0).

A small series resistor (R_{null}) at the output of the device (see Figure 56) improves the gain and phase margins when driving large capacitive loads. Figure 50 through Figure 53 show the effects of adding series resistances of 50 Ω , 100 Ω , 500 Ω , and 1000 Ω . The addition of this series resistor has two effects: the first effect is that it adds a zero to the transfer function and the second effect is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the approximate improvement in phase margin, equation 1 can be used.

$$\Delta \phi_{m1} = \tan^{-1} \left(2 \times \pi \times \text{UGBW} \times \text{R}_{\text{null}} \times \text{C}_{\text{L}} \right)$$
(1)

Where :

 $\Delta \phi_{m1}$ = Improvement in phase margin

UGBW = Unity - gain bandwidth frequency

 R_{null} = Output series resistance

 C_1 = Load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 54 and Figure 55). To use equation 1, UGBW must be approximated from Figure 54 and Figure 55.




Figure 56. Series-Resistance Circuit



SLOS158D - JUNE 1996 - REVISED APRIL 2001


APPLICATION INFORMATION


macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 6) and subcircuit in Figure 57 are generated using the TLV2231 typical electrical and operating characteristics at $T_A = 25^{\circ}C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit







PSpice and Parts are trademark of MicroSim Corporation.

Macromodels, simulation models, or other models provided by TI, directly or indirectly, are not warranted by TI as fully representing all of the specification and operating characteristics of the semiconductor product to which the model relates.





PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TLV2231CDBVR	LIFEBUY	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VAEC	
TLV2231CDBVT	LIFEBUY	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	VAEC	
TLV2231IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VAEI	Samples
TLV2231IDBVT	LIFEBUY	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VAEI	
TLV2231IDBVTG4	LIFEBUY	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VAEI	

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




www.ti.com


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal													
	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TLV2231CDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
	TLV2231CDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
	TLV2231IDBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
	TLV2231IDBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3



PACKAGE MATERIALS INFORMATION

11-Mar-2008



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2231CDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV2231CDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TLV2231IDBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TLV2231IDBVT	SOT-23	DBV	5	250	182.0	182.0	20.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated