


TDA7802

High efficiency digital input quad power amplifier with built-in diagnostics features, 'start stop' compatible

Data brief



Features

- 24-bit resolution
- 110 dB dynamic range (A-weighted)
- SB-I (SB improved) high efficiency operation the highest 'non class D' efficiency
- 1 Ohm driving capability (only in PowerSO36 package)
 - High output power capability:
 - 4 x 28 W 4 Ω @ 14.4 V, 1 kHz, THD = 10 %
 - Max output power: 4 x 72 W 2 Ω
- Flexible mode control:
 - Full I²C bus driving 1.8 V/3.3 V) with four addresses selectable (only for PowerSO36 package option)
 - Independent front/rear play/ mute
 - Four selectable gains for very-low noise line-out function
 - Digital diagnostic with DC and AC load detections
- Optional H/W control (no I²C bus)
- Start-stop compatibility (operation down to 6 V)
- Sample rates: 44.1 kHz, 48 kHz, 96 kHz, 192 kHz
- Flexible serial data port (1.8 V / 3.3 V):
 - I²S standard, TDM 4Ch, TDM 8Ch, TDM 16Ch
- Offset detector (play or mute mode)
- Independent front/rear clipping detector
- Programmable diagnostic pin
- CMOS compatible enable pin
- Thermal protection
- Qualification in accordance to AEC Q100 rev. G standard

October 2014

Description

The TDA7802 is a single chip quad bridge amplifier in advanced BCD technology integrating: a full D/A converter, digital input for direct connection to I²S (or TDM) and powerful MOSFET output stages.

The integrated D/A converter allows the performance to reach an outstanding 115 dB S/N ratio with more than 110 dB of dynamic range.

Moreover the TDA7802 integrates an innovative high efficiency concept, optimized also for uncorrelated music signals, that makes it the most suitable device to simplify the thermal management in high power sets.

Thanks to this concept, the dissipated output power under average listening conditions can be reduced up to 50% when compared to the conventional class AB solutions.

The TDA7802 integrates also a programmable PLL that is able to lock at the input frequencies of 64*Fs and 50*Fs for all the input configurations.

The device is equipped with a full diagnostics array that communicates the status of each speaker through the I^2C bus. The same I^2C bus allows to control several configurations of the device.

The TDA7802 is able to play music down to 6 V supply voltage - so it is compatible with the so called 'start stop' battery profile recently adopted by several car makers (thus reducing the fuel consumption and and the impact over the environment).

Table 1. Device summary

DocID025017 Rev 4

Order code	Package	Packing
TDA7802	Flexiwatt27 (Vertical)	Tube
TDA7802SM	Flexiwatt27 (SMD)	Tube
TDA7802SMTR	Flexiwall27 (SIVID)	Tape & reel
TDA7802PD	PowerSO36	Tube
TDA7802PDTR	FowerSO30	Tape & reel

For further information contact your local STMicroelectronics sales office.

1/10

Contents


1	Block diagram and pins description
	1.1 Block diagram
	1.2 Pins description
2	Package information
3	Revision history9



TDA7802

1 Block diagram and pins description

1.1 Block diagram



1.2 Pins description








Table 2.	Flexiwatt27	pins	description
----------	-------------	------	-------------

N°	Pin	Function		
1	TAB	TAB connection	Ground	
2	PLLen	PII loop filter / ENABLE	Input	
3	PWGND2	Power ground channel 2	Power Ground	
4	OUT 2-	Channel 2 (Left Rear) negative output	Power Output	
5	WS	Word select (I2S bus)	Logic Input	
6	OUT 2+	Channel 2 (Left Rear) positive output	Power Output	
7	VCC12	Channel 1 and 2 positive supply	Battery	
8	OUT 1-	Channel 1 (Left Front) negative output	Power Output	
9	PWGND1	Power ground channel 1	Power Ground	
10	OUT 1+	Channel 1 (Left Front) positive output	Power Output	
11	SCK	Serial clock (I2S bus)	Logic Input	
12	SD24	Serial data channels 2 and 4 (I2S bus)	2 and 4 (I2S bus) Logic Input	
13	SD13	Serial data channels 1 and 3 (I2S bus) Logic Input		
14	DGND	Digital ground Signal Ground		
15	AGND	Analog ground Signal Ground		
16	D3V3	Digital 3.3 V supply filter Digital Regulato		
17	A3V3	Analog 3.3 V supply filter Analog Regulator		
18	OUT3+	Channel 3 (right front) positive output	Power Output	
19	PWGND3	Power ground channel 3	Power Ground	
20	OUT3-	Channel 3 (right front) negative output	Power Output	
21	VCC34	Channels 3 and 4 positive supply	Battery	
22	OUT4+	Channel 4 (right rear) positive output	t Power Output	
23	CDdiag	Clip detector and diagnostic output:Overcurrent protection interventionThermal warningPOROutput DC offsetOutput short to VCC/GND		
24	OUT4-	Channel 4 (right rear) negative output Power Output		
25	PWGND4	Power ground channel 4	Power Ground	
26	SDAIm	I ² C data/legacy mode mute	Signal Input/Output	
27	SCLlen	I ² C clock/enable legacy mode	lock/enable legacy mode Signal Input	



Table 3.	PowerSO36	pins	description
----------	-----------	------	-------------

1 TAB TAB connection - 2 CDdiag Clip detector and diagnostic output: Overcurrent protection intervention Thermal warning POR Open Drain Output 3 OUT4- Channel 4 (right rear) negative output Power Output 4 VCC34 Channels 3 and 4 positive supply Battery 5 PWGND4 Power ground channel 4 Power Ground 6 VCC34 Channels 3 and 4 positive supply Battery 7 OUT4+ Channel 4 (right rear) positive output Power Output 8 SDAIm I ² C clock/enable legacy mode Signal Input/Output 9 SCLien I ² C clock/enable legacy mode Signal Input/Output 10 ADD1 I2C Address - First Pin Logic Input 11 PLLen Pli loop filter / ENABLE Input 12 OUT 2+ Channel 1 and 2 positive supply Battery 13 VCC12 Channel 1 and 2 positive supply Battery 14 NC Not Connected - 15 PWGND2 Power ground channel 2 Power Output 16 VCC12 Channel 1 and 2
2CDdiagOvercurrent protection intervention Thermal warning POROpen Drain Output3OUT4-Channel 4 (right rear) negative outputPower Output4VCC34Channels 3 and 4 positive supplyBattery5PWGND4Power ground channel 4Power Ground6VCC34Channels 3 and 4 positive supplyBattery7OUT4+Channel 4 (right rear) positive outputPower Output8SDAImI²C data/legacy mode muteSignal Input/Output9SCLIenI²C clock/enable legacy modeSignal Input10ADD1I2C Address - First PinLogic Input11PLLenPII loop filter / ENABLEInput12OUT 2+Channel 2 (Left Rear) positive outputPower Ground13VCC12Channel 1 and 2 positive supplyBattery14NCNot Connected-15PWGND2Power ground channel 2Power Ground16VCC12Channel 1 and 2 positive outputPower Output18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Ground24NCNot Connected-
4VCC34Channels 3 and 4 positive supplyBattery5PWGND4Power ground channel 4Power Ground6VCC34Channels 3 and 4 positive supplyBattery7OUT4+Channel 4 (right rear) positive outputPower Output8SDAImI²C data/legacy mode muteSignal Input/Output9SCLIenI²C clock/enable legacy modeSignal Input10ADD1I2C Address - First PinLogic Input11PLLenPII loop filter / ENABLEInput12OUT 2+Channel 2 (Left Rear) positive outputPower Output13VCC12Channel 1 and 2 positive supplyBattery14NCNot Connected-15PWGND2Power ground channel 2Power Ground16VCC12Channel 1 and 2 positive supplyBattery17OUT 2-Channel 1 (Left Rear) negative outputPower Output18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 3 and 4)Logic Input21LOAD1BLoad Selection (channel 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
5 PWGND4 Power ground channel 4 Power Ground 6 VCC34 Channels 3 and 4 positive supply Battery 7 OUT4+ Channel 4 (right rear) positive output Power Output 8 SDAIm I ² C data/legacy mode mute Signal Input/Output 9 SCLIen I ² C clock/enable legacy mode Signal Input 10 ADD1 I2C Address - First Pin Logic Input 11 PLLen PII loop filter / ENABLE Input 12 OUT 2+ Channel 2 (Left Rear) positive output Power Ground 13 VCC12 Channel 1 and 2 positive supply Battery 14 NC Not Connected - 15 PWGND2 Power ground channel 2 Power Output 16 VCC12 Channel 1 and 2 positive supply Battery 17 OUT 2- Channel 2 (Left Rear) negative output Power Output 18 WS Word select (I2S bus) Logic Input 19 OUT 1- Channel 1 (Left Front) negative output Power Output 20 LOAD1A Load Selection (channels 3 and 4) Logi
6VCC34Channels 3 and 4 positive supplyBattery7OUT4+Channel 4 (right rear) positive outputPower Output8SDAImI²C data/legacy mode muteSignal Input/Output9SCLIenI²C clock/enable legacy modeSignal Input10ADD1I2C Address - First PinLogic Input11PLLenPII loop filter / ENABLEInput12OUT 2+Channel 2 (Left Rear) positive outputPower Output13VCC12Channel 1 and 2 positive supplyBattery14NCNot Connected-15PWGND2Power ground channel 2Power Ground16VCC12Channel 1 and 2 positive supplyBattery17OUT 2-Channel 2 (Left Rear) negative outputPower Output18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
7OUT4+Channel 4 (right rear) positive outputPower Output8SDAImI²C data/legacy mode muteSignal Input/Output9SCLIenI²C clock/enable legacy modeSignal Input10ADD1I2C Address - First PinLogic Input11PLLenPil loop filter / ENABLEInput12OUT 2+Channel 2 (Left Rear) positive outputPower Output13VCC12Channel 1 and 2 positive supplyBattery14NCNot Connected-15PWGND2Power ground channel 2Power Ground16VCC12Channel 1 and 2 positive supplyBattery17OUT 2-Channel 2 (Left Rear) negative outputPower Output18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channel 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
8 SDAIm I ² C data/legacy mode mute Signal Input/Output 9 SCLlen I ² C clock/enable legacy mode Signal Input 10 ADD1 I2C Address - First Pin Logic Input 11 PLLen PII loop filter / ENABLE Input 12 OUT 2+ Channel 2 (Left Rear) positive output Power Output 13 VCC12 Channel 1 and 2 positive supply Battery 14 NC Not Connected - 15 PWGND2 Power ground channel 2 Power Ground 16 VCC12 Channel 1 and 2 positive supply Battery 17 OUT 2- Channel 2 (Left Rear) negative output Power Output 18 WS Word select (I2S bus) Logic Input 19 OUT 1- Channel 1 (Left Front) negative output Power Output 20 LOAD1A Load Selection (channels 1 and 2) Logic Input 21 LOAD1B Load Selection (channels 3 and 4) Logic Input 22 PWGND1 Power ground channel 1 Power Ground 23 OUT 1+ Channel 1 (Left Front) positive output
9SCLlenI²C clock/enable legacy modeSignal Input10ADD1I2C Address - First PinLogic Input11PLLenPII loop filter / ENABLEInput12OUT 2+Channel 2 (Left Rear) positive outputPower Output13VCC12Channel 1 and 2 positive supplyBattery14NCNot Connected-15PWGND2Power ground channel 2Power Ground16VCC12Channel 1 and 2 positive supplyBattery17OUT 2-Channel 2 (Left Rear) negative outputPower Output18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
10ADD1I2C Address - First PinLogic Input11PLLenPII loop filter / ENABLEInput12OUT 2+Channel 2 (Left Rear) positive outputPower Output13VCC12Channel 1 and 2 positive supplyBattery14NCNot Connected-15PWGND2Power ground channel 2Power Ground16VCC12Channel 1 and 2 positive supplyBattery17OUT 2-Channel 2 (Left Rear) negative outputPower Output18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
11PLLenPII loop filter / ENABLEInput12OUT 2+Channel 2 (Left Rear) positive outputPower Output13VCC12Channel 1 and 2 positive supplyBattery14NCNot Connected-15PWGND2Power ground channel 2Power Ground16VCC12Channel 1 and 2 positive supplyBattery17OUT 2-Channel 1 and 2 positive supplyBattery18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
12OUT 2+Channel 2 (Left Rear) positive outputPower Output13VCC12Channel 1 and 2 positive supplyBattery14NCNot Connected-15PWGND2Power ground channel 2Power Ground16VCC12Channel 1 and 2 positive supplyBattery17OUT 2-Channel 2 (Left Rear) negative outputPower Output18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channel 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
13VCC12Channel 1 and 2 positive supplyBattery14NCNot Connected-15PWGND2Power ground channel 2Power Ground16VCC12Channel 1 and 2 positive supplyBattery17OUT 2-Channel 2 (Left Rear) negative outputPower Output18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channel 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
14NCNot Connected15PWGND2Power ground channel 2Power Ground16VCC12Channel 1 and 2 positive supplyBattery17OUT 2-Channel 2 (Left Rear) negative outputPower Output18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
15PWGND2Power ground channel 2Power Ground16VCC12Channel 1 and 2 positive supplyBattery17OUT 2-Channel 2 (Left Rear) negative outputPower Output18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
16VCC12Channel 1 and 2 positive supplyBattery17OUT 2-Channel 2 (Left Rear) negative outputPower Output18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
17OUT 2-Channel 2 (Left Rear) negative outputPower Output18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
18WSWord select (I2S bus)Logic Input19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
19OUT 1-Channel 1 (Left Front) negative outputPower Output20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
20LOAD1ALoad Selection (channels 1 and 2)Logic Input21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
21LOAD1BLoad Selection (channels 3 and 4)Logic Input22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
22PWGND1Power ground channel 1Power Ground23OUT 1+Channel 1 (Left Front) positive outputPower Output24NCNot Connected-
23 OUT 1+ Channel 1 (Left Front) positive output Power Output 24 NC Not Connected -
24 NC Not Connected -
25 SCK Serial clock (I2S bus) Logic Input
26 SD24 Serial data channels 2 and 4 (I2S bus) Logic Input
27 SD13 Serial data channels 1 and 3 (I2S bus) Logic Input
28 DGND Digital ground Signal Ground
29 AGND Analog ground Signal Ground
30 D3V3 Digital 3.3 V supply filter Digital Regulator
31 A3V3 Analog 3.3 V supply filter Analog Regulator
32 OUT3+ Channel 3 (right front) positive output Power Output
33 PWGND3 Power ground channel 3 Power Ground
34 UNMUTEhw Unmute Hardware Logic input
35 ADD2 I2C Address - Second Pin Logic Input
36 OUT3- Channel 3 (right front) negative output Power Output



2 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*.

 $ECOPACK^{\mathbb{R}}$ is an ST trademark.




Figure 3. PowerSO36 (slug up) mechanical data and package dimensions

DocID025017 Rev 4








Figure 4. Flexiwatt27 (vertical) mechanical data and package dimensions






Figure 5. Flexiwatt27 (SMD) mechanical data and package dimensions



3 Revision history

Date	Revision	Changes
18-Jul-2013	1	Initial release.
18-Sep-2013	2	Updated Disclaimer.
24-Oct-2014	3	Added 'AEC Q100 rev. G compliant' in Features list.
27-Oct-2014	4	Modified in cover page the feature 'AEC Q100 rev. G compliant' in 'Qualification in accordance to AEC Q100 rev. G standard'.

Table 4. Document revision history



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

DocID025017 Rev 4

