

# **Color Space Converter IP Core - Lattice Radiant Software**

# **User Guide**

FPGA-IPUG-02085-1.3

December 2022



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



#### **Contents**

Acronyms in This Document	
1. Introduction	
1.1. Features	6
1.2. Conventions	
1.2.1. Nomenclature	
1.2.2. Signal Names	
1.2.3. Attribute Names	
2. Functional Descriptions	
2.1. Overview	
2.2. Signal Description	
2.3. Attribute Summary	
2.4. Operations Details	
2.4.1. Timing Specifications	
2.5. Color Space Conversion	
3. IP Generation and Evaluation	
3.1. Generating the IP	
3.2. Running Functional Simulation	
3.3. IP Evaluation	19
3.4. Hardware Validation	
4. Ordering Part Number	20
Appendix A. Resource Utilization	
References	
Technical Support Assistance	
Revision History	



# **Figures**

Figure 2.1. Functional Block Diagram	8
Figure 2.2. Parallel Architecture Timing Diagram	
Figure 2.3. Sequential Architecture Timing Diagram	
Figure 2.4. JPEG Encoding Application	
Figure 2.5. JPEG Decoding Application	
Figure 3.1. Module/IP Block Wizard	
Figure 3.2. Configure User Interface of Color Space Converter IP Core	
Figure 3.3. Check Generating Result	
Figure 3.4. Simulation Wizard	
Figure 3.5. Adding and Reordering Source	
Figure 3.6. Simulation Waveform	18
Tables	
Table 2.1. Color Space Converter IP Core Signal Description	q
Table 2.2. Attributes Table	
Table 2.3. Attributes Descriptions	
Table 3.1. Generated File List	
Table A.1. LAV-AT-500E-3LFG1156I Resource Utilization	
Table A.2. LIFCL-40-9BG400I Resource Utilization	



# **Acronyms in This Document**

A list of acronyms used in this document.

Acronym	Definition
CSC	Color Space Converter
FPGA	Field Programmable Gate Array
IP	Intellectual Property
RTL	Register Transfer Level



#### 1. Introduction

Color Space Converters (CSC) convert signals from one color space to another color space. Color space conversion is often required to ensure compatibility with display devices or to make the image data amenable for compression or transmission. CSCs are widely used in video and image display systems including televisions, computer monitors, color printers, video telephony and surveillance systems. They are also used in many video/image compression and processing applications, and in the implementation of NTSC/PAL/SECAM television standards, JPEG and MPEG systems.

The Lattice Color Space Converter IP Core is widely parameterizable and can support any custom color space conversion requirement. Furthermore, several commonly used color space conversion methods are provided as ready-to-use configurations.

#### 1.1. Features

The key features of the Color Space Converter IP Core include:

- Input data width from 8 to 16 bits
- Output data width from 8 to 16 bits
- Signed or unsigned input and output data
- Supports standard configurations as well as custom configurations
- Parameterized coefficients precision from 9 to 18 bits
- Full precision as well as limited precision output
- Programmable precision and rounding options for the output
- Optional sequential or parallel architecture for area or throughput optimization
- Registered input option available for input setup time improvement



#### 1.2. Conventions

#### 1.2.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

#### 1.2.2. Signal Names

Signal names that end with:

- \_n are active low
- \_i are input signals
- \_o are output signals

#### 1.2.3. Attribute Names

Attribute names in this document are formatted in title case and italicized (Attribute Name).

FPGA-IPUG-02085-1.3

7



## 2. Functional Descriptions

#### 2.1. Overview

A color space is a three-dimensional representation of the color and intensity of an image's pixel. An example of a color space is RGB wherein each pixel's color is represented by the constituent red, green, and blue components. This color space is used in computer displays where the CRT uses red, green, and blue to display a multi-colored pixel. However, an RGB color space may not be ideal for image processing, efficient image transmission, or human interpretation of color information. A color space that represents a color pixel using the characteristics of hue, saturation, and brightness is more akin to the way humans interpret color information. HIS and HSV are examples of such color spaces.

It is known that human vision is more sensitive to brightness than color. In an image, the color green carries more of the brightness information than the red and blue components. Therefore, some of the information from the red and blue color components can be reduced in order to compress the signal for more efficient processing. It is useful to deploy a color space representing brightness (luminance) and color components (chrominance) for processing applications. Common examples of such color spaces are YUV, YIQ and YCbCr, which are part of many video standards.

The following are some commonly used color spaces:

- **RGB** Red, Green, Blue. This color space is used in computer displays.
- YIQ, YUV, YCbCr Luminance, Chrominance. These color spaces are used in television systems. YIQ is used in NTSC systems, YUV is used in PAL systems and YCbCr is used in digital television systems.
- **CMY(K)** Cyan, Magenta, Yellow, (Black). This color space is used in printing applications. The fourth component, black, is used to improve both the density range and color range. This removes the need to generate a good black color from CMY components.

Figure 2.1 shows the functional diagram for the Color Space Converter IP Core.




Figure 2.1. Functional Block Diagram



## 2.2. Signal Description

**Table 2.1. Color Space Converter IP Core Signal Description** 

Port Name	1/0	Width	Description
Clock and Reset		·	
clk_i	In	1	Reference clock for input and output data.
rstn_i	In	1	System-wide asynchronous active-low reset signal.
I/O Ports	•	<u> </u>	
din0_i <sup>1</sup>	In	Input data width³	Input data. When the sequential architecture is selected, this port is used to give input data for all the three input color planes in sequence. When the parallel architecture is selected, this port is used to give input data for the first input color plane.
dout0_o¹	Out	Output data width <sup>3</sup>	Output data. When the sequential architecture is selected, this port is used to give output data for all the three output color planes in sequence. When the parallel architecture is selected, this port is used to give output data for the first output color plane.
tags_in_i	In	Tags Width <sup>3</sup>	User-defined tag input, up counter.
tags_out_o	Out	Tags Width <sup>3</sup>	User-defined tag output, up counter which is delayed by <i>Latency</i> with respect to tags_in_i.
Parallel Architect	ure		
din1_i <sup>1 2</sup>	In	Input data width <sup>3</sup>	Input data for second color plane.
din2_i <sup>1 2</sup>	In	Input data width <sup>3</sup>	Input data for third color plane.
dout1_o <sup>12</sup>	Out	Output data width <sup>3</sup>	Output data for second color plane.
dout2_o <sup>12</sup>	Out	Output data width <sup>3</sup>	Output data for third color plane.
Valid Signals			
inpvalid_i	In	1	Input data valid. Indicates valid data is present on din0_i (also on din1_i and din2_i when present). When the parallel architecture is selected, this port is optional. In this case, this port is not used directly in the core but is used to generate the outvalid_o signal after initial core latency. When the sequential architecture is selected, this port is always enabled. In this case, this port is used inside the core and also used to generate the outvalid_o signal after initial core latency. Also, when the sequential architecture is selected, this signal should be asserted high for one clock cycle when valid data for the first input color plane is present on the din0_i port. For the second and third input color planes data, this signal should be low. Input data for all the three input color planes should be applied at successive clock cycles without any gap.
outvalid_o	Out	1	Output data valid. Indicates valid data is present on dout0_o (also on dout1_o and dout2_o when present). When the parallel architecture is selected, this port is optional. When the sequential architecture is selected, this port is always enabled and asserted high when the valid data is present for the first output color plane. During output data of second and third color planes outvalid_o is low.



Optional I/O			
ce_i	In	1	Clock Enable. While this is de-asserted, the core ignores all other synchronous inputs and maintain its current state.
sr_i	In	1	Synchronous Reset. Asserted for at least one clock period duration to re-initialize the core. After synchronous reset, all internal registers are cleared and outvalid_o goes low.

#### Notes:

- 1. For RGB to YCbCr: din0\_i/din1\_i/din2\_i/dout0\_o/dout1\_o/dout2\_o stands for R/G/B/Y/Cb/Cr accordingly. For YCbCr to RGB: din0\_i/din1\_i /din2\_i /dout0\_o /dout1\_o /dout2\_o stands for Y/Cb/Cr/R/G/B accordingly. For YUV to RGB: din0\_i/din1\_i /din2\_i /dout0\_o /dout1\_o /dout2\_o stands for Y/U/V/R/G/B accordingly. For RGB to YUV: din0\_i/din1\_i /din2\_i /dout0\_o /dout1\_o /dout2\_o stands for R/G/B/Y/U/V accordingly. For YIQ to RGB: din0\_i/din1\_i /din2\_i /dout0\_o /dout1\_o /dout2\_o stands for Y/I/Q/R/G/B accordingly. For RGB to YIQ: din0\_i/din1\_i /din2\_i /dout0\_o /dout1\_o /dout2\_o stands for R/G/B/Y/I/Q accordingly. For YIQ to YUV: din0\_i/din1\_i /din2\_i /dout0\_o /dout1\_o /dout2\_o stands for Yin/I/Q/Yout/U/V accordingly.
- 2. These ports are available only when the selected *Architecture* is Parallel.
- 3. The bit width of some signals is set by the attribute. Refer to Table 2.3 for the description of these attributes.

#### 2.3. Attribute Summary

The configurable attributes of the Color Space Converter IP Core are shown in Table 2.2. The attributes can be configured through the IP Catalog's Module/IP wizard of the Lattice Radiant software.

Table 2.2. Attributes Table

Attribute	Selectable Values	Default	Dependency on Other Attributes
Input/Coefficient			
General			
Core Type	Custom, Computer RGB to YCbCr: SDTV, Computer RGB to YCbCr: HDTV, Studio RGB to YCbCr: SDTV, Studio RGB to YCbCr: HDTV, YCbCr: SDTV to Computer RGB, YCbCr: HDTV to Computer RGB, YCbCr: SDTV to Studio RGB, YCbCr: HDTV to Studio RGB, YCbCr: HDTV to Studio RGB, YUV to Computer RGB, Computer RGB to YUV, YIQ to Computer RGB, Computer RGB to YIQ, YIQ to YUV	Computer RGB to YCbCr:SDTV	
Output Data Equation	_	See Table 2.3	_
Dout0			
coeff0	Calculated	0.257	Core Type
coeff1	Calculated	0.504	Core Type
coeff2	Calculated	0.098	Core Type
constant	Calculated	16.0	Core Type
Dout1			
coeff0	Calculated	-0.148	Core Type
coeff1	Calculated	-0.291	Core Type
coeff2	Calculated	0.439	Core Type



Attribute	Selectable Values	Default	Dependency on Other Attributes
constant	Calculated	128.0	Core Type
Dout2			
coeff0	Calculated	0.439	Core Type
coeff1	Calculated	-0.368	Core Type
coeff2	Calculated	-0.071	Core Type
constant	Calculated	128.0	Core Type
Input Setting			
Architecture	Serial, Parallel	Parallel	_
Support VSS IP Suite	Checked, Unchecked	Checked	_
Input data type	Signed, Unsigned	Signed	_
Input data width	8–16	14	_
Coefficient Width	9–18	14	_
Tags width	9–18	9	Active if Support VSS IP Suite == True
Implementation			
Registered Input	Enable, Disable	Enable	_
Keep data at blank time	Checked, Unchecked	Unchecked	_
Optional Input/Output Ports			
Clock Enable	Checked, Unchecked	Checked	_
Synchronous Reset	Checked, Unchecked	Checked	_
Inpvalid/Outvalid	Checked, Unchecked	Checked	Active if Architecture == Parallel
Output			
Output latency			
Latency	Calculated	_	_
Output Setting			
Output data type	Signed, Unsigned	Signed	_
Output data width	8–16	12	_
Precision Control			
Overflow	Saturation, Wrap-around	Saturation	_
Rounding	None, Rounding up, Rounding away from zero, Rounding forwards zero, Convergent rounding	None	_



#### **Table 2.3. Attributes Descriptions**

Attribute	Description
Input/Coefficient	
Core Type	Selects between Custom and pre-defined standard configurations. When the <i>Core Type</i> is selected as Custom, you must manually enter the coefficient values in the Custom Coefficients tab.
Output Data Equation	Specifies the equation of Expected Output Data  Dout = coeff0*din0 + coeff1*din1 + coeff2*din2 + constant
Architecture	Selects between parallel and sequential implementation architectures
Support VSS IP Suite	If enabled, input port tags_in_i and output port tags_out_o are added to the core.
Input data type	Signed or Unsigned Input data type
Input data width	Specifies the bit width for the input color planes
Coefficient Width	Specifies the coefficient precision width
Tags width	Specifies the bit width for the tag ports: tags_in_i and tags_out_o
Registered Input	If enabled, inputs are registered. The core inputs' setup time improves by registering the inputs. This attribute is useful when the input data is provided on the device pins
Keep data at blank time	This attribute keeps the auxiliary data of the video stream unchanged during blank time.
Clock Enable	If enabled, input port ce_i is added to the core
Synchronous Reset	If enabled, input port sr_i is added to the core
Inpvalid/Outvalid	Configurable depending on the value of <i>Architecture</i> . If enabled, inpvalid_i and outvalid_o ports are added to the core
Output	
Latency	Provides the output latency for the selected core configuration
Output data type	Specifies the bit width of the output color planes
Output data width	Provides the latency for the selected core configuration
Overflow	This attribute is available whenever there is a need to drop some of the MSBs from the true output.  Saturation – The output is made equal to the maximum positive or negative value based on the sign bits.  Wrap-around – The MSBs are discarded without making any corrections.
Rounding	Allows you to specify the rounding method when there is a need to drop one or more LSBs from the true output.  None – discards all bits to the right of the output lease significant bit and leaves the output uncorrected.  Rounding up – Rounds up if the fractional part is exactly one-half (for example, 2.5 is rounded to 3, -2.5 is rounded to -3).  Rounding away from zero – Rounds away from zero if the fractional part is exactly one-half (for example, 2.5 is rounded to 3, -2.5 is rounded to -3).  Rounding towards zero – Rounds towards zero if the fractional part is exactly one-half (for example, 2.5 is rounded to 2, -2.5 is rounded to -2).  Convergent rounding – Rounds to the nearest even value if the fractional part is exactly one-half (for example, 2.5 is rounded to 2, -2.5 is rounded to -2, 3.5 is rounded to -4).



#### 2.4. Operations Details

#### 2.4.1. Timing Specifications

This section contains operational timing diagrams applicable to the Color Space Converter IP Core interfaces.

#### 2.4.1.1. Parallel Architecture

Figure 2.2 shows the input and output signal timing diagram for the parallel architecture. The input data for all the three color planes are applied simultaneously on the input ports din0 i, din1 i and din2 i.

The signal inpvalid\_i is asserted to indicate a valid input data present on the input ports. After a latency of a few cycles, the output data for all three color planes appears on the output ports dout0\_o, dout1\_o and dout2\_o. The signal outvalid\_o is asserted to indicate valid output data present on the output ports.




Figure 2.2. Parallel Architecture Timing Diagram

#### 2.4.1.2. Sequential Architecture

Figure 2.3 shows the input and output signal timing for the sequential architecture. The input data for all three color planes are applied in sequence on the input port din0\_i. The signal inpvalid\_i is asserted to indicate the first color plane data on din0\_i. In the following two cycles, the second and third color plane data are applied on din0\_i. After a latency of a few cycles, the output data for the first color plane appears on the output port dout0\_o. The signal outvalid\_o is asserted to indicate the first color plane data on dout0\_o. In the following two cycles, the second and third color plane data appear on dout0\_o.




Figure 2.3. Sequential Architecture Timing Diagram



#### 2.5. Color Space Conversion

Color space conversion is required when transferring data between devices that use different color space models. For example, RGB to YCbCr color space conversion is required when displaying a computer image on a television. Similarly, YCbCr to RGB color space conversion is required when displaying television movies on a computer monitor. As a color can be represented completely using three dimensions, a color space is a three dimensional space. Color space conversion is a one-to-one mapping from one color space to another color space.

R'G'B' to Y'CbCr color space conversion is provided in the following equations. The prime notations are used to denote gamma-corrected values.

```
Y' = 0.257 * R' + 0.504 * G' + 0.098 * B' + 16
Cb = -0.148 * R' -0.291 * G' + 0.439 * B' + 128
Cr = 0.439 * R' - 0.368 * G' -0.071 * B' + 128
```

Y'CbCr to computer R'G'B' conversion is provided in the following equations.

```
R' = 1.164 * Y' +0.0 * Cb + 1.596 * Cr -222.912

G' = 1.164 * Y' -0.392 * Cb -0.813 * Cr + 135.616

B' = 1.164 * Y' + 2.017 * Cb + 0.0 * Cr -276.8
```

Examples of applications that use CSC for R'G'B' to Y'CbCr Conversion and Y'CbCr to R'G'B' conversion are shown in Figure 2.4 and Figure 2.5.




Figure 2.4. JPEG Encoding Application




Figure 2.5. JPEG Decoding Application



#### 3. IP Generation and Evaluation

This section provides information on how to generate the IP Core using the Lattice Radiant Software and how to run simulation and synthesis. For more details on the Lattice Radiant Software, refer to the Lattice Radiant software user guide.

#### 3.1. Generating the IP

The Lattice Radiant Software allows you to customize and generate modules and IPs and integrate them into the device's architecture. The procedure for generating the Color Space Converter IP Core in Lattice Radiant Software is described below.

To generate the Color Space Converter IP Core:

- 1. Create a new Lattice Radiant Software project or open an existing project.
- 2. In the IP Catalog tab, double-click on Color Space Converter under IP, DSP category. The Module/IP Block Wizard opens as shown in Figure 3.1. Enter values in the Component name and the Create in fields and click Next.




Figure 3.1. Module/IP Block Wizard

3. In the module's dialog box of the **Module/IP Block Wizard** window, customize the selected Color Space Converter IP Core using drop-down menus and check boxes. As a sample configuration, see Figure 3.2. For configuration options, see the Attribute Summary section.






Figure 3.2. Configure User Interface of Color Space Converter IP Core

4. Click **Generate**. The **Check Generating Result** dialog box opens, showing design block messages and results as shown in Figure 3.3.




Figure 3.3. Check Generating Result

5. Click the **Finish** button. All the generated files are placed under the directory paths in the **Create in** and the **Component name** fields shown in Figure 3.1.

The generated Color Space Converter IP Core package includes the black box (<Component name>\_bb.v) and instance templates (<Component name>\_tmpl.v/vhd) that can be used to instantiate the core in a top-level design. An example RTL top-level reference source file (<Component name>.v) that can be used as an instantiation template for the IP core is also provided. You may also use this top-level reference as the starting template for the top-level for their complete design. The generated files are listed in Table 3.1.

© 2020-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



Table 3.1. Generated File List

Attribute	Description
<component name="">.ipx</component>	This file contains the information on the files associated to the generated IP.
<component name="">.cfg</component>	This file contains the attribute values used in IP configuration.
component.xml	Contains the ipxact:component information of the IP.
design.xml	Documents the configuration attributes of the IP in IP-XACT 2014 format.
rtl/ <component name="">.v</component>	This file provides an example RTL top file that instantiates the IP core.
rtl/ <component name="">_bb.v</component>	This file provides the synthesis black box.
misc/ <component name="">_tmpl.v misc /<component name="">_tmpl.vhd</component></component>	These files provide instance templates for the IP core.

### 3.2. Running Functional Simulation






Figure 3.4. Simulation Wizard

2. Click **Next** to open the **Add and Reorder Source** window as shown in Figure 3.5.






Figure 3.5. Adding and Reordering Source

3. Click **Next**. The **Summary** window is shown. Click **Finish** to run the simulation.

**Note:** It is necessary to follow the procedure above until it is fully automated in the Lattice Radiant Software Suite. The results of the simulation in our example are provided in Figure 3.6.




Figure 3.6. Simulation Waveform



#### 3.3. IP Evaluation

The IP Core supports Lattice's IP evaluation capability when used in the supported FPGA family and targeted device. This makes it possible to create versions of the IP core that operates in hardware for a limited period of time (approximately four hours) without requiring the purchase of an IP license. The IP evaluation capability may be enabled/disabled in the Strategy dialog box. It is disabled by default. To change this setting, go to Strategies > Strategy1 (active strategy)> Bitstream.

#### 3.4. Hardware Validation

No hardware validation has been done for this IP.



## 4. Ordering Part Number

The Ordering Part Number (OPN) for this IP Core are the following:

- CSC-CNX-U Color Space Converter for CrossLink-NX Single Design License
- CSC-CNX-UT Color Space Converter for CrossLink-NX Site License
- CSC-CNX-US Color Space Converter for CrossLink-NX 1 Year Subscription License
- CSC-CTNX-U Color Space Converter for Certus-NX Single Design License
- CSC-CTNX-UT Color Space Converter for Certus-NX Site License
- CSC-CTNX-US Color Space Converter for Certus-NX 1 Year Subscription License
- CSC-CPNX-U Color Space Converter for CertusPro-NX Single Design License
- CSC-CPNX-UT Color Space Converter for CertusPro-NX Site License
- CSC-CPNX-US Color Space Converter for CertusPro-NX 1 Year Subscription License
- CSC-XO5-U Color Space Converter for MachXO5-NX Single Design License
- CSC-XO5-UT Color Space Converter for MachXO5-NX Site License
- CSC-XO5-US Color Space Converter for MachXO5-NX 1 Year Subscription License
- CSC-AVE-U Color Space Converter for Avant-E Single Design License
- CSC-AVE-UT Color Space Converter for Avant-E Site License
- CSC-AVE-US Color Space Converter for Avant-E 1 Year Subscription License



## **Appendix A. Resource Utilization**

Table A.1 shows the resource utilization of the Color Space Converter IP Core for the LAV-AT-500E-3LFG1156I device, using Synplify Pro of Lattice Radiant Software. Default configuration is used and some attributes are changed from the default value to show the effect on the resource utilization.

Table A.1. LAV-AT-500E-3LFG1156I Resource Utilization

Configuration	Clk Fmax (MHz) <sup>1</sup>	Registers	LUTs	DSP
Default	179.99 MHz	344	190	9
Architecture = Sequential, Others = Default	251.76	251	73	3
Core Type = YUV to Computer RGB, Others = Default	180.02	309	124	4
Coefficient Width = 18, Tags Width = 10, Others = Default	180.44	406	244	9

#### Note:

1. Fmax is generated when the FPGA design only contains Color Space Converter IP Core and the target frequency is 150MHz. These values may be reduced when user logic is added to the FPGA design.

Table A.2 shows the resource utilization of the Color Space Converter IP Core for the LIFCL-40-9BG400I device, using Synplify Pro of Lattice Radiant Software. Default configuration is used and some attributes are changed from the default value to show the effect on the resource utilization.

Table A.2. LIFCL-40-9BG400I Resource Utilization

Configuration	Clk Fmax (MHz) <sup>1</sup>	Registers	LUTs	DSP
Default	200.00 MHz	344	206	3
Architecture = Sequential, Others = Default	200.00 MHz	251	82	1
Core Type = YUV to Computer RGB, Others = Default	200.00 MHz	309	139	1
Coefficient Width = 18, Tags Width = 10, Others = Default	200.00 MHz	406	260	3

#### Note:

1. Fmax is generated when the FPGA design only contains Color Space Converter IP Core and the target frequency is 150MHz. These values may be reduced when user logic is added to the FPGA design.



## **References**

For complete information on Lattice Radiant Project-Based Environment, Design Flow, Implementation Flow and Tasks, as well as on the Simulation Flow, see the Lattice Radiant Software User Guide.



# **Technical Support Assistance**

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at https://www.latticesemi.com/Support/AnswerDatabase.



# **Revision History**

#### **Document Revision 1.3, December 2022**

Section	Change Summary
All	Minor adjustments in formatting across the document.
Introduction	Removed Quick Facts section.
Attribute Summary	<ul> <li>Updated Table 2.1. Color Space Converter IP Core Signal Description to change input width to tags width and add reference to table note 3.</li> <li>Updated entire Table 2.2. Attributes Table and Table 2.3. Attributes Descriptions</li> </ul>
	content.
IP Generation and Evaluation	Changed section name to Generating the IP.
	<ul> <li>Updated Figure 3.1. Module/IP Block Wizard, Figure 3.2. Configure User Interface of Color Space Converter IP Core, Figure 3.3. Check Generating Result, Figure 3.4. Simulation Wizard, Figure 3.5. Adding and Reordering Source, and Figure 3.6. Simulation Waveform.</li> </ul>
	Added Hardware Validation section.
Ordering Part Number	Updated section to add MachXO5-NX and Avant OPNs.
Appendix A. Resource Utilization	Updated Table A.1. LAV-AT-500E-3LFG1156I Resource Utilization to include Avant support and corrected values in Table A.2. LIFCL-40-9BG400I Resource Utilization.

#### **Document Revision 1.2, June 2021**

Section	Change Summary
Introduction	<ul> <li>Removed last paragraph.</li> <li>Updated Table 1.1. Quick Facts.</li> <li>Added CertusPro-NX product family.</li> <li>Added LFD2NX-17 and LFCPNX-100 devices.</li> <li>Revised Lattice Implementation.</li> <li>Revised reference to Lattice Radiant Software User Guide.</li> </ul>
Ordering Part Number	Added part numbers.
References	Revised reference to Lattice Radiant Software User Guide and removed link.
Appendix A. Resource Utilization	Updated device to LIFCL-40-9BG400I.

#### **Document Revision 1.1, June 2020**

Document Revision 1.1, June 2020	
Change Summary	
Updated Table 1.1.	
Added Certus-NX support.	
Added LFD2NX-40 as targeted device.	
Updated Synopsis Synplify Pro version.	
Updated Lattice Implementation to Lattice Radiant 2.1.	
Changed selectable values for Registered Input.	
Added this section.	
Updated device to LIFCL-40-9BG400I.	

#### **Document Revision 1.0, February 2020**

Section	Change Summary
All	Initial release.



www.latticesemi.com