

■ **Block Diagram**

1. CMOS output product




Figure 1

Remark The diodes in the figure are parasitic diodes.

2. Nch open-drain output product





Figure 2

Remark The diodes in the figure are parasitic diodes.

■ **Product Name Structure**

1. **Product name**



*1. Refer to the tape drawing.

*2. Refer to "3. Product name list".

2. **Packages**

Table 1 Package Drawing Codes

Package Name	Dimension	Tape	Reel	Land
TMSOP-8	FM008-A-P-SD	FM008-A-C-SD	FM008-A-R-SD	-
SNT-8A	PH008-A-P-SD	PH008-A-C-SD	PH008-A-R-SD	PH008-A-L-SD

3. Product name list

3.1 TMSOP-8

Table 2

Product Name	Cell Balancing Detection Voltage [V _{BU}]	Cell Balancing Release Voltage [V _{BL}]	Overcharge Detection Voltage [V _{CU}]	Overcharge Release Voltage [V _{CL}]	Output Form	Output Logic
S-8265CAA-K8T2U7	4.145 V	4.145 V	4.275 V	4.275 V	CMOS output	Active "H"
S-8265CAB-K8T2U7	3.900 V	3.850 V	4.130 V	3.880 V	Nch open-drain output	Active "L"
S-8265CAC-K8T2U7	4.200 V	4.150 V	4.250 V	4.200 V	Nch open-drain output	Active "L"

Remark Please contact our sales representatives for products other than the above.

3.2 SNT-8A

Table 3

Product Name	Cell Balancing Detection Voltage [V _{BU}]	Cell Balancing Release Voltage [V _{BL}]	Overcharge Detection Voltage [V _{CU}]	Overcharge Release Voltage [V _{CL}]	Output Form	Output Logic
S-8265CAA-I8T1U7	4.145 V	4.145 V	4.275 V	4.275 V	CMOS output	Active "H"

Remark Please contact our sales representatives for products other than the above.

■ Pin Configurations

1. TMSOP-8




Figure 3

Table 4

Pin No.	Symbol	Description
1	VDD	Input pin for positive power supply
2	VC1	Positive voltage connection pin of battery 1
3	VC2	Negative voltage connection pin of battery 1, Positive voltage connection pin of battery 2
4	VC3	Negative voltage connection pin of battery 2, Positive voltage connection pin of battery 3
5	VC4	Negative voltage connection pin of battery 3, Positive voltage connection pin of battery 4
6	VC5	Negative voltage connection pin of battery 4, Positive voltage connection pin of battery 5
7	VSS	Input pin for negative power supply, Negative voltage connection pin of battery 5
8	CO	Overcharge detection output pin

2. SNT-8A




Figure 4

Table 5

Pin No.	Symbol	Description
1	VDD	Input pin for positive power supply
2	VC1	Positive voltage connection pin of battery 1
3	VC2	Negative voltage connection pin of battery 1, Positive voltage connection pin of battery 2
4	VC3	Negative voltage connection pin of battery 2, Positive voltage connection pin of battery 3
5	VC4	Negative voltage connection pin of battery 3, Positive voltage connection pin of battery 4
6	VC5	Negative voltage connection pin of battery 4, Positive voltage connection pin of battery 5
7	VSS	Input pin for negative power supply, Negative voltage connection pin of battery 5
8	CO	Overcharge detection output pin

■ Absolute Maximum Ratings

Table 6

(Ta = +25°C unless otherwise specified)

Item		Symbol	Applied Pin	Absolute Maximum Rating	Unit
Input voltage between VDD pin and VSS pin		V _{DS}	VDD	V _{SS} – 0.3 to V _{SS} + 28, VC1 – 0.3 to VC1 + 5.6	V
Input pin voltage		V _{IN}	VC1	VC2 – 0.3 to VC2 + 5.6	V
			VC2	VC3 – 0.3 to VC3 + 5.6	V
			VC3	VC4 – 0.3 to VC4 + 5.6	V
			VC4	VC5 – 0.3 to VC5 + 5.6	V
			VC5	V _{SS} – 0.3 to V _{SS} + 5.6	V
CO pin output voltage	CMOS output product	V _{CO}	CO	V _{SS} – 0.3 to V _{DD} + 0.3	V
	Nch open-drain output product			V _{SS} – 0.3 to V _{SS} + 28	V
Operation ambient temperature		T _{opr}	–	–40 to +85	°C
Storage temperature		T _{stg}	–	–40 to +125	°C

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ Thermal Resistance Value

Table 7

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	
Junction-to-ambient thermal resistance*1	θ _{JA}	TMSOP-8	Board A	–	160	–	°C/W
			Board B	–	133	–	°C/W
			Board C	–	–	–	°C/W
			Board D	–	–	–	°C/W
			Board E	–	–	–	°C/W
		SNT-8A	Board A	–	211	–	°C/W
			Board B	–	173	–	°C/W
			Board C	–	–	–	°C/W
			Board D	–	–	–	°C/W
			Board E	–	–	–	°C/W

*1. Test environment: compliance with JEDEC STANDARD JESD51-2A

Remark Refer to "■ Power Dissipation" and "Test Board" for details.

■ **Electrical Characteristics**

Table 8

(Ta = +25°C unless otherwise specified)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Test Circuit
Detection voltage							
Cell balancing detection voltage n (n = 1, 2, 3, 4, 5)	V _{BU_n}	Ta = +25°C	V _{BU} - 0.020	V _{BU}	V _{BU} + 0.020	V	1
		Ta = -10°C to +60°C*1	V _{BU} - 0.025	V _{BU}	V _{BU} + 0.025	V	1
Cell balancing release voltage n (n = 1, 2, 3, 4, 5)	V _{BL_n}	-	V _{BL} - 0.050	V _{BL}	V _{BL} + 0.050	V	1
Overcharge detection voltage n (n = 1, 2, 3, 4, 5)	V _{CU_n}	Ta = +25°C	V _{CU} - 0.020	V _{CU}	V _{CU} + 0.020	V	1
		Ta = -10°C to +60°C*1	V _{CU} - 0.025	V _{CU}	V _{CU} + 0.025	V	1
Overcharge release voltage n (n = 1, 2, 3, 4, 5)	V _{CL_n}	-	V _{CL} - 0.050	V _{CL}	V _{CL} + 0.050	V	1
Input voltage							
Operation voltage between VDD pin and VSS pin	V _{DSOP}	-	3.6	-	26	V	-
Input current							
Current consumption during operation	I _{OPE}	V1 = V2 = V3 = V4 = V5 = V _{BU} × 0.75 V	-	0.3	0.7	μA	2
Current consumption during overdischarge	I _{OPED}	V1 = V2 = V3 = V4 = V5 = V _{BU} × 0.4 V	-	0.05	0.30	μA	2
VC1 pin input current	I _{VC1}	V1 = V2 = V3 = V4 = V5 = V _{BU} × 0.75 V	-	-	0.3	μA	3
VCn pin input current (n = 2, 3, 4, 5)	I _{VCn}	V1 = V2 = V3 = V4 = V5 = V _{BU} × 0.75 V	-0.3	0.0	0.3	μA	3
Output current							
CO pin source current	I _{COH}	-	-	-	-20	μA	4
CO pin sink current	I _{COL}	CMOS output product	0.4	-	-	mA	4
CO pin leakage current	I _{COLL}	Nch open-drain output product	-	-	0.1	μA	4
Delay time							
Cell balancing detection delay time	t _{BU}	-	200	256	310	ms	-
Overcharge detection delay time	t _{CU}	-	200	256	310	ms	-
Overcharge timer reset delay time	t _{TR}	-	6	12	20	ms	-
Cell balancing ON time	t _{CBON}	-	5.7	7.2	8.7	s	-
Cell balancing OFF time	t _{CBOFF}	-	0.8	1.0	1.2	s	-
Transition time to test mode	t _{TST}	-	-	-	10	ms	1
Internal resistance							
Resistance between pins during cell balancing discharge 1	R _{VC1}	V _{BL} < 3.8V	0.15	0.35	0.55	kΩ	5
		V _{BL} ≥ 3.8V	0.15	0.30	0.45	kΩ	5
Resistance between pins during cell balancing discharge n (n = 2, 3, 4, 5)	R _{VCn}	V _{BL} < 3.8V	0.20	0.35	0.55	kΩ	5
		V _{BL} ≥ 3.8V	0.20	0.30	0.45	kΩ	5

*1. Since products are not screened at high and low temperature, the specification for this temperature range is guaranteed by design, not tested in production.

■ Test Circuits

S-8265C Series transitions to the test mode when V0 is increased up to 4 V and the conditions continue for 10 ms or longer after setting V0 = 0 V, V1 to V5 = 2.6 V.

1. Detection voltage (Test circuit 1)

1. 1 Cell balancing detection voltage n (V_{BU_n}), cell balancing release voltage n (V_{BL_n})

After transitioning to the test mode and then setting V0 = 4 V, V1 to V5 = $V_{BU} - 0.05$ V, V1 is gradually increased. When the CO pin output inverts, the voltage V1 is defined as V_{BU1} .

V0 is then returned to 0 V. After setting V1 = $V_{BU} + 0.05$ V, V2 to V5 = $V_{BL} - 0.05$ V, V1 is gradually decreased. When the CO pin output inverts again, the voltage V1 is defined as V_{BL1} .

V_{BU_n} and V_{BL_n} (n = 2 to 5) can be defined in the same way as when n = 1.

1. 2 Overcharge detection voltage n (V_{CU_n}), overcharge release voltage n (V_{CL_n})

After transitioning to the test mode and then setting V0 = 0 V, V1 to V5 = $V_{CU} - 0.05$ V, V1 is gradually increased. When the CO pin output inverts, the voltage V1 is defined as V_{CU1} .

V0 is then returned to 0 V. After setting V1 = $V_{CU} + 0.05$ V, V2 to V5 = $V_{CL} - 0.05$ V, V1 is gradually decreased. When the CO pin output inverts again, the voltage V1 is defined as V_{CL1} .

V_{CU_n} and V_{CL_n} (n = 2 to 5) can be defined in the same way as when n = 1.

2. Output current (Test circuit 4)

2. 1 CMOS output product

SW6 and SW7 are set to OFF.

2. 1. 1 Active "H"

(1) CO pin source current (I_{COH})

After transitioning to the test mode and then setting V0 = 0 V, V1 = 4.8 V, V2 to V5 = 2.05 V and V6 = 0.5 V, SW6 is turned on. I6 is then defined as I_{COH} .

(2) CO pin sink current (I_{COL})

After setting V0 = 0 V, V1 to V5 = 2.6 V and V7 = 0.5 V, SW7 is turned on. I7 is then defined as I_{COL} .

2. 1. 2 Active "L"

(1) CO pin source current (I_{COH})

After setting V0 = 0 V, V1 to V5 = 2.6 V and V6 = 0.5 V, SW6 is turned on. I6 is then defined as I_{COH} .

(2) CO pin sink current (I_{COL})

After transitioning to the test mode and then setting V0 = 0 V, V1 = 4.8 V, V2 to V5 = 2.05 V and V7 = 0.5 V, SW7 is turned on. I7 is then defined as I_{COL} .

2.2 Nch open-drain output product

SW6 and SW7 are set to OFF.

2.2.1 Active "H"

(1) CO pin leakage current "L" (I_{COLL})

After transitioning to the test mode and then setting $V_0 = 0$ V, $V_1 = 4.8$ V, V_2 to $V_5 = 2.05$ V and $V_7 = 28$ V, SW7 is turned on. I_7 is then defined as I_{COLL} .

(2) CO pin sink current (I_{COL})

After setting $V_0 = 0$ V, V_1 to $V_5 = 2.6$ V and $V_7 = 0.5$ V, SW7 is turned on. I_7 is then defined as I_{COL} .

2.2.2 Active "L"

(1) CO pin leakage current "L" (I_{COLL})

After setting $V_0 = 0$ V, V_1 to $V_5 = 2.6$ V, $V_7 = 28$ V, SW7 is turned on. I_7 is then defined as I_{COLL} .

(2) CO pin sink current (I_{COL})

After transitioning to the test mode and then setting $V_0 = 0$ V, $V_1 = 4.8$ V, V_2 to $V_5 = 2.05$ V and $V_7 = 0.5$ V, SW7 is turned on. I_7 is then defined as I_{COL} .

3. Transition time to test mode (t_{TST})

(Test circuit 1)

After setting $V_0 = 0$ V, V_1 to $V_5 = 2.6$ V, V_0 is increased to 4.0 V and decreased to 0 V again.

When the time interval from when V_0 is increased until it is decreased is long, if V_1 is then increased to 4.8 V, the CO pin output inverts within 40 ms. However, when the time interval from when V_0 is increased until it is decreased is short, if V_1 is then increased to 4.8 V, it takes more than 40 ms for the CO pin output to invert. t_{TST} is the minimum value of the time interval from V_0 rise until V_0 fall under the condition that the CO pin output inverts within 40 ms.

4. Resistance between pins during cell balancing discharge n (R_{VCn})

(Test circuit 5)

After setting V_1 to $V_5 = V_{BL} - 0.05$ V, V_1 is increased to $V_{BU} + 0.05$ V, and then decreased to $V_{BL} + 0.05$ V after the cell balancing detection delay time (t_{BU}). When $t_{BU} +$ cell balancing OFF time (t_{CBOFF}) have elapsed after the first rise of V_1 , cell balancing discharge starts. V_{I1} / I_1 at that moment is defined as R_{VC1} . R_{VCn} ($n = 2$ to 5) can be defined in the same way as when $n = 1$.




Figure 5 Test Circuit 1




Figure 6 Test Circuit 2




Figure 7 Test Circuit 3




Figure 8 Test Circuit 4




Figure 9 Test Circuit 5

■ Operation

Remark Refer to "■ Battery Protection IC Connection Examples".

1. Normal status

When the voltage of all batteries is lower than cell balancing release voltage n (V_{BLn}), "L" (Active "H") or "H" (Active "L") is output from the CO pin. This is the normal status.

2. Cell balancing status

When the voltage of any of all batteries exceeds the cell balancing detection voltage n ($V_{BU n}$) in the normal status and the conditions continue for the cell balancing detection delay time (t_{BU}) or longer, S-8265C Series changes to the cell balancing status. In the cell balancing status, the cell balancing OFF time (t_{CBOFF}) and cell balancing ON time (t_{CBON}) are repeated. S-8265C Series monitors V_{BLn} and overcharge detection voltage ($V_{CU n}$) during t_{CBOFF} . In addition, every cell balancing discharging FET (SW_n) between pins is off during t_{CBOFF} , and cell balancing current does not flow. S-8265C Series returns to the normal status when the voltage of all batteries falls to V_{BLn} or lower during V_{BLn} monitoring time of t_{CBOFF} .

S-8265C Series turns on SW_n with which a battery exceeding V_{BLn} is connected during t_{CBON} , and the cell balancing current flows. Note that the voltage of each battery is not monitored during t_{CBON} .

Every SW_n is turned off during t_{CBON} when the voltage of all batteries exceeds V_{BLn} in the cell balancing status.




Figure 10

3. Overcharge cell balancing status

During the cell balancing status and $V_{CU n}$ monitoring time of t_{CBOFF} , when the voltage of any of all batteries exceeds $V_{CU n}$ and the conditions continue for the overcharge detection delay time (t_{CU}) or longer, the CO pin output inverts. S-8265C Series then changes to the overcharge cell balancing status.


In the cell balancing status, even when the voltage of any of all batteries exceeds $V_{CU n}$ during t_{CBON} , the cell balancing status is retained. During $V_{CU n}$ monitoring time of the following t_{CBOFF} , when the voltage of any of all batteries exceeds $V_{CU n}$ and the conditions continue for the overcharge detection delay time (t_{CU}) or longer, the CO pin output inverts and S-8265C Series then changes to the overcharge cell balancing status.

In the overcharge cell balancing status, t_{CBOFF} and t_{CBON} are repeated. S-8265C Series monitors V_{BLn} and overcharge release voltage (V_{CLn}) during t_{CBOFF} . In addition, every SW_n is off during t_{CBOFF} , and cell balancing current does not flow. The CO pin output inverts and S-8265C Series returns to the cell balancing status when the voltage of all batteries falls to V_{CLn} or lower during V_{CLn} monitoring time of t_{CBOFF} .

S-8265C Series turns on SW_n with which a battery exceeding V_{BLn} is connected during t_{CBON} , and the cell balancing current flows. Note that the voltage of each battery is not monitored during t_{CBON} .

Every SW_n is turned off during t_{CBON} when the voltage of all batteries exceeds V_{BLn} in the overcharge cell balancing status.

Remark $n = 1$ to 5




- *1. (1) : Normal status
 (2) : Cell balancing status
 (3) : Overcharge cell balancing status

Figure 11

4. Overcharge timer reset function

During the overcharge detection voltage monitoring time of t_{CBOFF} and additionally, the time interval of t_{CU} from when the voltage of any of the batteries exceeds $V_{CU(n)}$ until the CO pin output inverts, S-8265C Series has the following operations.

Even if an overcharge release noise, which temporarily forces the battery voltage below $V_{CU(n)}$, is input, t_{CU} is continuously counted as long as the overcharge release noise time is shorter than the overcharge timer reset delay time (t_{TR}). Under the same conditions, if the overcharge release noise time is t_{TR} or longer, counting of t_{CU} is reset. After that, t_{CBOFF} resumes.



*1. (1) : Cell balancing status
 (2) : Overcharge cell balancing status

Figure 12

5. Test mode

Transition to the test mode enables S-8265C Series to check cell balancing detection voltage ($V_{BU(n)}$) and overcharge detection voltage ($V_{CU(n)}$) in a short time.


S-8265C Series transitions to the test mode by retaining the VDD pin voltage at 4.0 V above the VC1 pin voltage or higher for at least 10 ms. The status is retained by test mode retaining latch, and the test mode is retained even if the VDD pin voltage is returned to the same voltage as the VC1 pin voltage again.

In the test mode, when a battery voltage exceeds $V_{BU(n)}$ while the VDD pin voltage is held at 4.0 V above the VC1 pin voltage or higher, the CO pin output inverts and S-8265C Series switches to the detection status. When the VDD pin voltage is then returned to the same voltage as VC1 pin voltage and the battery voltage falls to $V_{BL(n)}$ or lower, the CO pin output inverts again and S-8265C Series switches to the release status.

When the CO pin output switches from the detection status to the release status, the test mode retaining latch is reset and S-8265C Series is released from the test mode. Make sure that the battery voltage does not fall to $V_{BL(n)}$ or lower before returning the VDD pin voltage to the same voltage as the VC1 pin voltage.

After setting the VDD pin voltage to 4.0 V above the VC1 pin voltage or higher and transitioning to the test mode, the VDD pin voltage is returned to the same voltage as the VC1 pin voltage. When a battery voltage then exceeds $V_{CU(n)}$, the CO pin output inverts and S-8265C Series switches to the detection status. When the battery voltage then falls to $V_{CL(n)}$ or lower, the CO pin output inverts again and switches to the release status. When the CO pin output switches from the detection status to the release status, the test mode retaining latch is reset and S-8265C Series is released from the test mode.

Note that cell balancing current does not flow in the test mode.



- Caution**
1. Transition to test mode when the voltage of all batteries is lower than $V_{BU(n)}$.
 2. The overcharge timer reset delay time (t_{TR}) is not shortened in the test mode.

Figure 13
 ABLIC Inc.

■ **Battery Protection IC Connection Examples**

1. 5-serial cell (CMOS output product)




Figure 14

Table 9 Constants for External Components

No.	Symbol	Min.	Typ.	Max.	Unit
1	R1 to R5	100	100	1000	Ω
2	C1 to C5, C_{VDD}	0.1	0.1	0.1	μF
3	R_{VDD}	100	100	1000	Ω

- Caution**
1. The constants may be changed without notice.
 2. It has not been confirmed whether the operation is normal or not in circuits other than the connection example. In addition, the connection example and the constants do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constants.
 3. R1 to R5 should be the same constant. C1 to C5 and C_{VDD} should be the same constant.
 4. Set values for R1 to R5 so that the loss of the IC does not exceed the power dissipation by the cell balancing current.

2. 4-serial cell (CMOS output product)




Figure 15

Table 10 Constants for External Components

No.	Symbol	Min.	Typ.	Max.	Unit
1	R1 to R4	100	100	1000	Ω
2	C1 to C4, C_{VDD}	0.1	0.1	0.1	μF
3	R_{VDD}	100	100	1000	Ω

- Caution**
1. The constants may be changed without notice.
 2. It has not been confirmed whether the operation is normal or not in circuits other than the connection example. In addition, the connection example and the constants do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constants.
 3. R1 to R4 should be the same constant. C1 to C4 and C_{VDD} should be the same constant.
 4. Set values for R1 to R4 so that the loss of the IC does not exceed the power dissipation by the cell balancing current.

3. 3-serial cell (CMOS output product)




Figure 16

Table 11 Constants for External Components

No.	Symbol	Min.	Typ.	Max.	Unit
1	R1 to R3	100	100	1000	Ω
2	C1 to C3, CVDD	0.1	0.1	0.1	μF
3	RVDD	100	100	1000	Ω

- Caution**
1. The constants may be changed without notice.
 2. It has not been confirmed whether the operation is normal or not in circuits other than the connection example. In addition, the connection example and the constants do not guarantee proper operation. Perform thorough evaluation using the actual application to set the constants.
 3. R1 to R3 should be the same constant. C1 to C3 and CVDD should be the same constant.
 4. Set values for R1 to R3 so that the loss of the IC does not exceed the power dissipation by the cell balancing current.


■ Precautions

- Do not connect batteries charged with V_{CLn} or higher. If the connected batteries include a battery charged with V_{CLn} or higher, the S-8265C Series may become overcharge status after all pins are connected.
- In some application circuits, even if an overcharged battery is not included, the order of connecting batteries may be restricted to prevent transient output of CO detection pulses when the batteries are connected. Perform thorough evaluation with the actual application circuit.
- Before the battery connection, short-circuit the battery side pins R_{VDD} and R1, shown in the figure in "■ **Battery Protection IC Connection Examples**".
- The application conditions for the input voltage, output voltage, and load current should not exceed the power dissipation.
- Do not apply to this IC an electrostatic discharge that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement of patents owned by a third party by products including this IC.


■ **Characteristics (Typical Data)**

1. Current consumption


1.1 I_{OPe} vs. Ta



1.2 I_{OPeD} vs. Ta




1.3 I_{OPe} vs. V_{DD}




2. Detection voltage


2. 1 V_{BU} vs. T_a




2. 2 V_{BL} vs. T_a



2. 3 V_{CU} vs. T_a




2. 4 V_{CL} vs. T_a




3. Delay time


3.1 t_{BU} vs. T_a




3.2 t_{CU} vs. T_a



3.3 t_{CBON} vs. T_a




3.4 t_{CBOFF} vs. T_a




4. Output current


4. 1 I_{COL} vs. Ta




4. 2 I_{COL} vs. V_{DD}




4. 3 I_{COH} vs. Ta




4. 4 I_{COH} vs. V_{DD}



4. 5 I_{COLL} vs. Ta




4. 6 I_{COLL} vs. V_{DD}




5. Internal resistance


5. 1 R_{vc1} vs. Ta




5. 2 R_{vc2} vs. Ta




5. 3 R_{vc3} vs. Ta



5. 4 R_{vc4} vs. Ta




5. 5 R_{vc5} vs. Ta



■ Marking Specifications

1. TMSOP-8




- (1): Blank
- (2) to (4): Product code (Refer to **Product name vs. Product code**)
- (5): Blank
- (6) to (8): Lot number

Product name vs. Product code

Product Name	Product Code		
	(2)	(3)	(4)
S-8265CAA-K8T2U7	8	J	A
S-8265CAB-K8T2U7	8	J	B
S-8265CAC-K8T2U7	8	J	C

2. SNT-8A




- (1): Blank
- (2) to (4): Product code (Refer to **Product name vs. Product code**)
- (5), (6): Blank
- (7) to (11): Lot number

Product name vs. Product code

Product Name	Product Code		
	(2)	(3)	(4)
S-8265CAA-I8T1U7	8	J	A


■ Power Dissipation

TMSOP-8



Board	Power Dissipation (P_D)
A	0.63 W
B	0.75 W
C	—
D	—
E	—


SNT-8A




Board	Power Dissipation (P_D)
A	0.47 W
B	0.58 W
C	—
D	—
E	—

TMSOP-8 Test Board


(1) Board A

 IC Mount Area



Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		2
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	-
	3	-
	4	74.2 x 74.2 x t0.070
Thermal via		-

(2) Board B




Item		Specification
Size [mm]		114.3 x 76.2 x t1.6
Material		FR-4
Number of copper foil layer		4
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via		-

No. TMSOP8-A-Board-SD-1.0

SNT-8A Test Board


(1) Board A

 IC Mount Area






Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	2	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	-
	3	-
	4	74.2 x 74.2 x t0.070
Thermal via	-	

(2) Board B





Item	Specification	
Size [mm]	114.3 x 76.2 x t1.6	
Material	FR-4	
Number of copper foil layer	4	
Copper foil layer [mm]	1	Land pattern and wiring for testing: t0.070
	2	74.2 x 74.2 x t0.035
	3	74.2 x 74.2 x t0.035
	4	74.2 x 74.2 x t0.070
Thermal via	-	

No. SNT8A-A-Board-SD-1.0




No. FM008-A-P-SD-1.2

TITLE	TMSOP8-A-PKG Dimensions
No.	FM008-A-P-SD-1.2
ANGLE	
UNIT	mm
ABLIC Inc.	




No. FM008-A-C-SD-2.0

TITLE	TMSOP8-A-Carrier Tape
No.	FM008-A-C-SD-2.0
ANGLE	
UNIT	mm
ABLIC Inc.	






Enlarged drawing in the central part






No. FM008-A-R-SD-2.0

TITLE	TMSOP8-A-Reel		
No.	FM008-A-R-SD-2.0		
ANGLE		QTY.	4,000
UNIT	mm		
ABLIC Inc.			




No. PH008-A-P-SD-2.1

TITLE	SNT-8A-A-PKG Dimensions
No.	PH008-A-P-SD-2.1
ANGLE	
UNIT	mm
ABLIC Inc.	




No. PH008-A-C-SD-2.0

TITLE	SNT-8A-A-Carrier Tape
No.	PH008-A-C-SD-2.0
ANGLE	
UNIT	mm
ABLIC Inc.	




Enlarged drawing in the central part



No. PH008-A-R-SD-2.0

TITLE	SNT-8A-A-Reel		
No.	PH008-A-R-SD-2.0		
ANGLE		QTY.	5,000
UNIT	mm		
ABLIC Inc.			



※1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.).
 ※2. パッケージ中央にランドパターンを広げないでください (1.96 mm ~ 2.06 mm)。

- 注意
1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
 2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm以下にしてください。
 3. マスク開口サイズと開口位置はランドパターンと合わせてください。
 4. 詳細は“SNTパッケージ活用の手引き”を参照してください。

※1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.).
 ※2. Do not widen the land pattern to the center of the package (1.96 mm to 2.06mm).

- Caution**
1. Do not do silkscreen printing and solder printing under the mold resin of the package.
 2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
 3. Match the mask aperture size and aperture position with the land pattern.
 4. Refer to "SNT Package User's Guide" for details.

※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.).
 ※2. 请勿向封装中间扩展焊盘模式 (1.96 mm ~ 2.06 mm)。

- 注意
1. 请勿在树脂型封装的下面印刷丝网、焊锡。
 2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在 0.03 mm 以下。
 3. 钢网的开口尺寸和开口位置请与焊盘模式对齐。
 4. 详细内容请参阅 "SNT 封装的应用指南"。

No. PH008-A-L-SD-4.1

TITLE	SNT-8A-A -Land Recommendation
No.	PH008-A-L-SD-4.1
ANGLE	
UNIT	mm
ABLIC Inc.	

Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

2.4-2019.07