

Si3455DV

Single P-Channel Logic Level PowerTrench® MOSFET

General Description



This P-Channel Logic Level MOSFET is produced using Fairchild's advanced PowerTrench process. It has been optimized for battery power management applications.

Applications

- Battery management
- Load switch
- Battery protection

Features

- -3.6 A, -30 V. $R_{DS(ON)} = 75 \text{ m}\Omega @ V_{GS} = -10 \text{ V}$
 $R_{DS(ON)} = 125 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$
- Low gate charge
- High performance trench technology for extremely low $R_{DS(ON)}$



Absolute Maximum Ratings

$T_A=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DSS}	Drain-Source Voltage	-30	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current – Continuous – Pulsed	-3.6 -10	A
	(Note 1a)		
P_D	Maximum Power Dissipation (Note 1a) (Note 1b)	1.6 0.8	W
	(Note 1b)		
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	30	$^\circ\text{C}/\text{W}$

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.455	Si3455DV	7"	8mm	3000 units


Electrical Characteristics

$T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}$, $I_D = -250 \mu\text{A}$	-30			V
ΔBV_{DSS} ΔT_J	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		-22		$\text{mV}/^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}$, $V_{GS} = 0 \text{ V}$		-1		μA
I_{GSSF}	Gate–Body Leakage, Forward	$V_{GS} = 20 \text{ V}$, $V_{DS} = 0 \text{ V}$		100		nA
I_{GSSR}	Gate–Body Leakage, Reverse	$V_{GS} = -20 \text{ V}$, $V_{DS} = 0 \text{ V}$		-100		nA
On Characteristics (Note 2)						
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = -250 \mu\text{A}$	-1	-1.9	-3	V
$\Delta V_{GS(th)}$ ΔT_J	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		4		$\text{mV}/^\circ\text{C}$
$R_{DS(on)}$	Static Drain–Source On–Resistance	$V_{GS} = -10 \text{ V}$, $I_D = -3.6 \text{ A}$ $V_{GS} = -4.5 \text{ V}$, $I_D = -2.7 \text{ A}$ $V_{GS} = -10 \text{ V}$, $I_D = -3.6 \text{ A}$, $T_J = 125^\circ\text{C}$	63 100 90	75 125 113		$\text{m}\Omega$
$I_{D(on)}$	On–State Drain Current	$V_{GS} = -4.5 \text{ V}$, $V_{DS} = -5 \text{ V}$	-5			A
g_{FS}	Forward Transconductance	$V_{DS} = -5 \text{ V}$, $I_D = -3.6 \text{ A}$		6		S
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{DS} = -15 \text{ V}$, $V_{GS} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$		298		pF
C_{oss}	Output Capacitance			83		pF
C_{rss}	Reverse Transfer Capacitance			39		pF
Switching Characteristics (Note 2)						
$t_{d(on)}$	Turn–On Delay Time	$V_{DD} = -15 \text{ V}$, $I_D = -1 \text{ A}$, $V_{GS} = -10 \text{ V}$, $R_{GEN} = 6 \Omega$		6	12	ns
t_r	Turn–On Rise Time			13	23	ns
$t_{d(off)}$	Turn–Off Delay Time			11	20	ns
t_f	Turn–Off Fall Time			6	12	ns
Q_g	Total Gate Charge	$V_{DS} = -15 \text{ V}$, $I_D = -3.6 \text{ A}$, $V_{GS} = -5 \text{ V}$		3.6	5	nC
Q_{gs}	Gate–Source Charge			1		nC
Q_{gd}	Gate–Drain Charge			1.2		nC
Drain–Source Diode Characteristics and Maximum Ratings						
I_s	Maximum Continuous Drain–Source Diode Forward Current			-1.3		A
V_{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$, $I_s = -1.3 \text{ A}$ (Note 2)		-0.8	-1.2	V

Notes:

- R_{0JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0JC} is guaranteed by design while R_{0CA} is determined by the user's board design.



a) $78^\circ\text{C}/\text{W}$ when mounted on a 1in^2 pad of 2 oz copper



b) $156^\circ\text{C}/\text{W}$ when mounted on a minimum pad of 2 oz copper

Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < $300\mu\text{s}$, Duty Cycle < 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b.
Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACE TM	FACT TM	ImpliedDisconnect TM	PACMAN TM	SPM TM
ActiveArray TM	FACT Quiet Series TM	ISOPLANAR TM	POP TM	Stealth TM
Bottomless TM	FAST [®]	LittleFET [™]	Power247 [™]	SuperSOT ^{™-3}
CoolFET [™]	FASTr [™]	MicroFET [™]	PowerTrench [®]	SuperSOT ^{™-6}
CROSSVOLT [™]	FRFET [™]	MicroPak [™]	QFET [™]	SuperSOT ^{™-8}
DOME [™]	GlobalOptoisolator [™]	MICROWIRE [™]	QS [™]	SyncFET [™]
EcoSPARK [™]	GTO [™]	MSX [™]	QT Optoelectronics [™]	TinyLogic [®]
E ² CMOS [™]	HiSeC [™]	MSXPro [™]	Quiet Series [™]	TruTranslation [™]
EnSigna [™]	I ² C [™]	OCX [™]	RapidConfigure [™]	UHC [™]
Across the board. Around the world. [™]		OCXPro [™]	RapidConnect [™]	UltraFET [®]
The Power Franchise [™]		OPTOLOGIC [®]	SILENT SWITCHER [®]	VCX [™]
Programmable Active Droop [™]		OPTOPLANAR [™]	SMART START [™]	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.