

µP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER

Description

The Si5325 is a low jitter, precision clock multiplier for applications requiring clock multiplication without jitter attenuation. The Si5325 accepts dual clock inputs ranging from 10 to 710 MHz and generates two clock outputs ranging from 10 to 945 MHz and select frequencies to 1.4 GHz. The two outputs are divided down separately from a common source. The device provides virtually any frequency translation combination across this operating range. The Si5325 input clock frequency and clock multiplication ratio are programmable through an I2C or SPI interface. The Si5325 is based on Silicon Laboratories' 3rd-generation DSPLL® technology, which provides any-rate frequency synthesis in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the application level. Operating from a single 1.8, 2.5, or 3.3 V supply, the Si5325 is ideal for providing clock multiplication in high performance timing applications.

Applications

- SONET/SDH OC-48/OC-192 line cards
- GbE/10GbE, 1/2/4/8/10GFC line cards
- ITU G.709 and custom FEC line cards
- Optical modules
- Wireless basestations
- Data converter clocking
- xDSL
- SONET/SDH + PDH clock synthesis
- Test and measurement

Features

- Generates any frequency from 10 to 945 MHz and select frequencies to 1.4 GHz from an input frequency of 10 to 710 MHz
- Low jitter clock outputs w/jitter generation as low as 0.6 ps rms (30 kHz–1.3 MHz)
- Integrated loop filter with selectable loop bandwidth (150 kHz to 2 MHz)
- Dual clock inputs w/manual or automatically controlled hitless switching
- Dual clock outputs with selectable signal format (LVPECL, LVDS, CML, CMOS)
- Support for ITU G.709 and custom FEC ratios (255/238, 255/237, 255/236)
- LOS, FOS alarm outputs
- Digitally-controlled output phase adjust
- I²C or SPI programmable
- On-chip voltage regulator for 1.8, 2.5, or 3.3 V ±10% operation
- Small size: 6 x 6 mm 36-lead QFN
- Pb-free, ROHS compliant




Table 1. Performance Specifications

 $(V_{DD} = 1.8, 2.5, \text{ or } 3.3 \text{ V } \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Temperature Range	T _A		-40	25	85	°C
Supply Voltage	V_{DD}		2.97	3.3	3.63	V
			2.25	2.5	2.75	V
			1.62	1.8	1.98	V
Supply Current	I _{DD}	f _{OUT} = 622.08 MHz Both CKOUTs enabled LVPECL format output	_	251	279	mA
		CKOUT2 disabled	_	217	243	mA
		f _{OUT} = 19.44 MHz Both CKOUTs enabled CMOS format output	_	204	234	mA
		CKOUT2 disabled	_	194	220	mA
		Tristate/Sleep Mode	_	TBD	TBD	mA
Input Clock Frequency (CKIN1, CKIN2)	CK _F	Input frequency and clock multiplication ratio deter-	10	_	710	MHz
Output Clock Frequency (CKOUT1, CKOUT2)	CK _{OF}	mined by programming device PLL dividers. Consult Silicon Laboratories configuration software DSPLLsim at www.silabs.com/timing to determine PLL divider settings for a given input frequency/clock multiplication ratio combination.	10 970 1213		945 1134 1417	MHz
Input Clocks (CKIN1, CK	N2)		<u> </u>			
Differential Voltage Swing	CKN _{DPP}		0.25	_	1.9	V _{PP}
Common Mode Voltage	CKN _{VCM}	1.8 V ±10%	0.9	_	1.4	V
		2.5 V ±10%	1.0	_	1.7	V
		3.3 V ±10%	1.1	_	1.95	V
Rise/Fall Time	CKN _{TRF}	20–80%		_	11	ns
Duty Cycle	CKN _{DC}	Whichever is less	40	_	60	%
			50	_	_	ns
Output Clocks (CKOUT1,	CKOUT2)		1		l	
Common Mode	V _{OCM}	LVPECL	V _{DD} – 1.42	_	V _{DD} – 1.25	V
Differential Output Swing	V _{OD}	100 Ω load	1.1	_	1.9	V
Single Ended Output Swing	V_{SE}	- line-to-line	0.5	_	0.93	V

Note: For a more comprehensive listing of device specifications, please consult the Silicon Laboratories Any-Rate Precision Clock Family Reference Manual. This document can be downloaded from www.silabs.com/timing.



Table 1. Performance Specifications (Continued)

 $(V_{DD} = 1.8, 2.5, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$

Symbol	Test Condition	Min	Тур	Max	Unit
CKO _{TRF}	20–80%	_	230	350	ps
CKO _{DC}		45	_	55	%
					•
$J_{\sf GEN}$	f _{OUT} = 622.08 MHz, LVPECL output format 50 kHz–80 MHz	_	0.6	TBD	ps rms
	12 kHz–20 MHz	_	0.6	TBD	ps rms
	800 Hz-80 MHz	_	TBD	TBD	ps rms
J _{PK}		_	0.05	0.1	dB
CKO _{PN}	f _{OUT} = 622.08 MHz 100 Hz offset	_	TBD	TBD	dBc/Hz
	1 kHz offset	_	TBD	TBD	dBc/Hz
	10 kHz offset	_	TBD	TBD	dBc/Hz
	100 kHz offset	_	TBD	TBD	dBc/Hz
	1 MHz offset	_	TBD	TBD	dBc/Hz
SP _{SUBH}	Phase Noise @ 100 kHz Off- set	_	TBD	TBD	dBc
SP _{SPUR}	Max spur @ n x F3 (n ≥ 1, n x F3 < 100 MHz)	_	TBD	TBD	dBc
I			1	1	<u>I</u>
θ_{JA}	Still Air	_	38	_	°C/W
	CKO _{TRF} CKO _{DC} J _{GEN} SP _{SUBH} SP _{SPUR}	CKOTRF 20–80% CKODC 1 JGEN fOUT = 622.08 MHz, LVPECL output format 50 kHz–80 MHz 12 kHz–20 MHz 800 Hz–80 MHz VPK FOUT = 622.08 MHz 100 Hz offset 1 kHz offset 1 kHz offset 10 kHz offset 100 kHz offset 1 MHz offset 1 MHz offset SPSUBH Phase Noise @ 100 kHz Offset SPSPUR Max spur @ n x F3 (n ≥ 1, n x F3 < 100 MHz)	CKO _{TRF} 20–80% — CKO _{DC} 45 JGEN f _{OUT} = 622.08 MHz, LVPECL output format 50 kHz–80 MHz — 12 kHz–20 MHz — 800 Hz–80 MHz — CKO _{PN} f _{OUT} = 622.08 MHz 100 Hz offset — 1 kHz offset — 10 kHz offset — 100 kHz offset — 1 MHz offset — SP _{SUBH} Phase Noise @ 100 kHz Offset — SP _{SPUR} Max spur @ n x F3 (n ≥ 1, n x F3 < 100 MHz)	CKOTRF 20-80% — 230 CKODC 45 — JGEN fOUT = 622.08 MHz, LVPECL output format 50 kHz-80 MHz — 0.6 800 Hz-80 MHz — 0.6 800 Hz-80 MHz — TBD JPK — 0.05 CKOPN fOUT = 622.08 MHz 100 Hz offset — TBD 10 kHz offset — TBD 10 kHz offset — TBD 100 kHz offset — TBD 1 MHz offset — TBD SPSUBH Phase Noise @ 100 kHz Offset — TBD SPSPUR Max spur @ n x F3 (n ≥ 1, n x F3 < 100 MHz)	CKO _{TRF} 20–80% — 230 350 CKO _{DC} 45 — 55 J _{GEN} f _{OUT} = 622.08 MHz, LVPECL output format 50 kHz–80 MHz — 0.6 TBD 800 Hz–80 MHz — 0.6 TBD B00 Hz–80 MHz — TBD TBD CKO _{PN} f _{OUT} = 622.08 MHz 100 Hz offset — TBD TBD TBD TBD TBD TBD TBD SP _{SUBH} Phase Noise @ 100 kHz Offset — TBD TBD TBD SP _{SPUR} Max spur @ n x F3 (n ≥ 1, n x F3 < 100 MHz)

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
DC Supply Voltage	V_{DD}	-0.5 to 3.6	V
LVCMOS Input Voltage	V_{DIG}	–0.3 to (V _{DD} + 0.3)	V
Operating Junction Temperature	T _{JCT}	-55 to 150	С
Storage Temperature Range	T _{STG}	–55 to 150	С
ESD HBM Tolerance (100 pF, 1.5 kΩ)		2	kV
ESD MM Tolerance		200	V
Latch-Up Tolerance		JESD78 Complia	nt

Clock Family Reference Manual. This document can be downloaded from www.silabs.com/timing.

Note: Permanent device damage may occur if the Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.






Figure 1. Si5325 Typical Application Circuit (I2C Control Mode)




Figure 2. Si5325 Typical Application Circuit (SPI Control Mode)



1. Functional Description

The Si5325 is a low jitter, precision clock multiplier for applications requiring clock multiplication without jitter attenuation. The Si5325 accepts dual clock inputs ranging from 10 to 710 MHz and generates two independent, synchronous clock outputs ranging from 10 to 945 MHz and select frequencies to 1.4 GHz. The device provides virtually any frequency translation combination across this operating range. Independent dividers are available for each input clock and output clock, so the Si5325 can accept input clocks at different frequencies and it can generate output clocks at different frequencies. The Si5325 input clock frequency and clock multiplication ratio are programmable through an I²C or SPI interface. Silicon Laboratories offers a PC-based software utility, DSPLLsim, that can be used to determine the optimum PLL divider settings for a input frequency/clock multiplication ratio combination that minimizes phase noise and power consumption. This utility can be downloaded from www.silabs.com/timing.

The Si5325 is based on Silicon Laboratories' 3rd-generation DSPLL® technology, which provides anyrate frequency synthesis in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The Si5325 PLL loop bandwidth is digitally programmable and supports a range from 30 kHz to 1.3 MHz. The DSPLLsim software utility can be used to calculate valid loop bandwidth settings for a given input clock frequency/clock multiplication ratio.

In the case when the input clocks enter alarm conditions, the PLL will freeze the DCO output frequency near its last value to maintain operation with an internal state close to the last valid operating state.

The Si5325 has two differential clock outputs. The electrical format of each clock output is independently programmable to support LVPECL, LVDS, CML, or CMOS loads. If not required, the second clock output can be powered down to minimize power consumption. The phase difference between the selected input clock and the output clocks is adjustable in 200 ps increments for system skew control. In addition, the phase of one output clock may be adjusted in relation to the phase of the other output clock. The resolution varies from 800 ps to 2.2 ns depending on the PLL divider settings. Consult the DSPLLsim configuration software to determine the phase offset resolution for a given input clock/clock multiplication ratio combination. For systemlevel debugging, a bypass mode is available which drives the output clock directly from the input clock, bypassing the internal DSPLL. The device is powered by a single 1.8, 2.5, or 3.3 V supply.


1.1. Further Documentation

Consult the Silicon Laboratories Any-Rate Precision Clock Family Reference Manual (FRM) for more detailed information about the Si5325. The FRM can be downloaded from www.silabs.com/timing.

Silicon Laboratories has developed a PC-based software utility called DSPLLsim to simplify device configuration, including frequency planning and loop bandwidth selection. This utility can be downloaded from www.silabs.com/timing.



2. Pin Descriptions: Si5325



Pin numbers are preliminary and subject to change. **Table 3. Si5325 Pin Descriptions**

Pin#	Pin Name	I/O	Signal Level	Description
1	RST	I	LVCMOS	External Reset.
				Active low input that performs external hardware reset of device. Resets all internal logic to a known state and forces the device registers to their default value. Clock outputs are tristated during reset. After rising edge of RST signal, the Si5325 will perform an internal self-calibration. This pin has a weak pull-up.
2, 7, 9, 14,	NC	_	_	No Connect.
18, 19, 20, 30, 33				This pin must be left unconnected for normal operation.
3	INT_C1B	0	LVCMOS	Interrupt/CKIN1 Invalid Indicator.
				This pin functions as a device interrupt output or an alarm output for CKIN1. If used as an interrupt output, <u>INT_PIN</u> must be set to 1. The pin functions as a maskable interrupt output with active polarity controlled by the <u>INT_POL</u> register bit.
				If used as an alarm output, the pin functions as a LOS (and optionally FOS) alarm indicator for CKIN1. Set <u>CK1_BAD_PIN</u> = 1 and <u>INT_PIN</u> = 0.
				0 = CKIN1 present.
				1 = LOS (FOS) on CKIN1.
				The active polarity is controlled by <u>CK_BAD_POL</u> . If no function is selected, the pin tristates.
Note: Interr	nal register names are	indica	ited by underlined	d italics, e.g. <u>INT_PIN</u> . See Si5325 Register Map.

Table 3. Si5325 Pin Descriptions (Continued)

Pin Name	I/O	Signal Level	Description
C2B	0	LVCMOS	CKIN2 Invalid Indicator. This pin functions as a LOS (and optionally FOS) alarm indicator for CKIN2 if <u>CK2_BAD_PIN</u> = 1. 0 = CKIN2 present. 1 = LOS (FOS) on CKIN2. The active polarity can be changed by <u>CK_BAD_POL</u> . If <u>CK2_BAD_PIN</u> = 0, the pin tristates.
V _{DD}	V _{DD}	Supply	Supply. The device operates from a 1.8, 2.5, or 3.3 V supply. Bypass capacitors should be associated with the following Vdd pins: $5 \qquad \qquad 0.1 \; \mu F$ $10 \qquad \qquad 0.1 \; \mu F$ $32 \qquad \qquad 0.1 \; \mu F$ $A 1.0 \; \mu F \text{ should be placed as close to device as is practical.}$
GND	GND	Supply	Ground. Must be connected to system ground. Minimize the ground path impedance for optimal performance of this device.
CKIN2+ CKIN2–	I	Multi	Clock Input 2. Differential input clock. This input can also be driven with a single-ended signal. Input frequency range is 10 to 710 MHz.
CKIN1+ CKIN1–	I	Multi	Clock Input 1. Differential input clock. This input can also be driven with a single-ended signal. Input frequency range is 10 to 710 MHz.
CS_CA	I/O	LVCMOS	Input Clock Select/Active Clock Indicator. In manual clock selection mode, this pin functions as the manual input clock selector if the CKSEL_PIN is set to 1. 0 = Select CKIN1. 1 = Select CKIN2. If CKSEL_PIN = 0, the CKSEL_REG register bit controls this function and this input tristates. In automatic clock selection mode, this pin indicates which of the two input clocks is currently the active clock. If alarms exist on both clocks, CA will indicate the last active clock that was used before entering the digital hold state. The CK ACTV_PIN register bit must be set to 1 to reflect the active clock status to the CA output pin. 0 = CKIN1 active input clock. 1 = CKIN2 active input clock. If CK ACTV_PIN = 0, this pin will tristate. The CA status will always be reflected in the CK ACTV_REG read only register bit.
	C2B V _{DD} GND CKIN2+ CKIN2- CKIN1+ CKIN1-	C2B O VDD VDD GND GND CKIN2+ CKIN2- CKIN1+ CKIN1-	C2B O LVCMOS VDD VDD Supply GND GND Supply CKIN2+ CKIN2- CKIN1+ CKIN1- I Multi Multi



Table 3. Si5325 Pin Descriptions (Continued)

Pin#	Pin Name	I/O	Signal Level	Description
22	SCL	I	LVCMOS	Serial Clock/Serial Clock. This pin functions as the serial clock input for both SPI and I ² C modes.
23	SDA_SDO	I/O	LVCMOS	Serial Data. In I ² C control mode (CMODE = 0), this pin functions as the bidirectional serial data port. In SPI control mode (CMODE = 1), this pin functions as the serial data output.
25 24	A1 A0	I	LVCMOS	Serial Port Address. In I ² C control mode (CMODE = 0), these pins function as hardware controlled address bits. In SPI control mode (CMODE = 1), these pins are ignored.
26	A2_SS	I	LVCMOS	Serial Port Address/Slave Select. In I ² C control mode (CMODE = 0), this pin functions as a hardware controlled address bit. In SPI control mode (CMODE = 1), this pin functions as the slave select input.
27	SDI	I	LVCMOS	Serial Data In. In I ² C control mode (CMODE = 0), this pin is ignored. In SPI control mode (CMODE = 1), this pin functions as the serial data input.
29 28	CKOUT1- CKOUT1+	0	Multi	Output Clock 1. Differential output clock with a frequency range of 10 MHz to 1.4175 GHz. Output signal format is selected by SFOUT1_REG register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.
34 35	CKOUT2- CKOUT2+	0	Multi	Output Clock 2. Differential output clock with a frequency range of 10 MHz to 1.4175 GHz. Output signal format is selected by SFOUT2 REG register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.
36	CMODE	I	LVCMOS	Control Mode. Selects I ² C or SPI control mode for the Si5325. 0 = I ² C Control Mode. 1 = SPI Control Mode.
GND PAD	GND	GND	Supply	Ground Pad. The ground pad must provide a low thermal and electrical impedance to a ground plane. ditalics, e.g. <u>INT PIN</u> . See Si5325 Register Map.



3. Ordering Guide

Ordering Part Number	Output Clock Frequency Range	Package	Temperature Range
Si5325A-B-GM	10–945 MHz 970–1134 MHz 1.213–1.417 GHz	36-Lead 6 x 6 mm QFN	–40 to 85 °C
Si5325B-B-GM	10–808 MHz	36-Lead 6 x 6 mm QFN	–40 to 85 °C
Si5325C-B-GM	10–346 MHz	36-Lead 6 x 6 mm QFN	–40 to 85 °C



4. Package Outline: 36-Pin QFN

Figure 3 illustrates the package details for the Si5325. Table 4 lists the values for the dimensions shown in the illustration.




Figure 3. 36-Pin Quad Flat No-lead (QFN)

Table 4. Package Dimensions

Symbol	Millimeters			
	Min	Nom	Max	
Α	0.80	0.85	0.90	
A1	0.00	0.01	0.05	
b	0.18	0.23	0.30	
D	6.00 BSC			
D2	3.95	4.10	4.25	
е	0.50 BSC			
Е	6.00 BSC			
E2	3.95	4.10	4.25	

Symbol	Millimeters			
	Min	Nom	Max	
L	0.50	0.60	0.75	
θ	_	_	12°	
aaa	_	_	0.10	
bbb	-	_	0.10	
CCC		_	0.05	
ddd	_	_	0.10	
eee	_	_	0.05	

Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MO-220, variation VJJD.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



5. Recommended PCB Layout




Figure 4. PCB Land Pattern Diagram

Table 5. PCB Land Pattern Dimensions

Dimension	MIN	MAX	
е	0.50 E	BSC.	
E	5.42 F	REF.	
D	5.42 REF.		
E2	4.00	4.20	
D2	4.00	4.20	
GE	4.53	_	
GD	4.53	_	
X	_	0.28	
Y	0.89 F	REF.	
ZE	_	6.31	
ZD	_	6.31	

Notes (General):

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-SM-782 guidelines.
- **4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

Notes (Solder Mask Design):

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.

Notes (Stencil Design):

- **1.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- **3.** The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- **4.** A 4 x 4 array of 0.80 mm square openings on 1.05 mm pitch should be used for the center ground pad.

Notes (Card Assembly):

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



DOCUMENT CHANGE LIST

Revision 0.23 to Revision 0.24

- Clarified that the two outputs have a common, higher frequency source on page 1.
- Changed LVTTL to LVCMOS in Table 2, "Absolute Maximum Ratings," on page 3.
- Added Figure 1, "Typical Phase Noise Plot," on page 4
- Updated "2. Pin Descriptions: Si5325".
 - Removed references to latency control, INC, and DEC.
 - Changed font for register names to underlined italics.
- Updated "3. Ordering Guide" on page 9.
- Added "5. Recommended PCB Layout".

Revision 0.24 to Revision 0.25

■ Updated Section "2. Pin Descriptions: Si5325" on page 6.

Revision 0.25 to Revision 0.26

- Removed Figure 1. "Typical Phase Noise Plot."
- Changed pins 11 and 15 from NC to VDD in "2. Pin Descriptions: Si5325".



Si5325

CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669

Toll Free: 1+(877) 444-3032 Email: Clockinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

