#### **Features**

- Utilizes the ARM7TDMI<sup>™</sup> ARM Thumb Processor Core
  - High-performance 32-bit RISC Architecture
  - High-density 16-bit Instruction Set
  - Leader in MIPS/Watt
  - Embedded ICE (In-Circuit Emulation)
- 8K Bytes Internal SRAM
- Fully-programmable External Bus Interface (EBI)
  - Maximum External Address Space of 128M Bytes
  - 8 Chip Selects
  - Software Programmable 8/16-bit External Databus
- 8-level Priority, Individually Maskable, Vectored Interrupt Controller
  - 7 External Interrupts, Including a High-priority, Low-latency Interrupt Request
- 58 Programmable I/O Lines
- 6-channel 16-bit Timer/Counter
  - 6 External Clock Inputs and 2 Multi-purpose I/O Pins per Channel
- 3 USARTs
- Master/Slave SPI Interface
  - 8-bit to 16-bit Programmable Data Length
  - 4 External Slave Chip Selects
- Programmable Watchdog Timer
- 8-channel 10-bit ADC
- 2-channel 10-bit DAC
- Clock Generator with On-chip Main Oscillator and PLL for Multiplication
  - 3 to 20 MHz Frequency Range Main Oscillator
- Real-time Clock with On-chip 32 kHz Oscillator
  - Battery Backup Operation and External Alarm
- 8-channel Peripheral Data Controller for USARTs and SPIs
- Advanced Power Management Controller (APMC)
  - Normal, Wait, Slow, Standby and Power-down modes
- IEEE 1149.1 JTAG Boundary-scan on all Digital Pins
- Fully Static Operation: 0 Hz to 33 MHz Internal Frequency Range at VDDCORE = 3.0V, 85°C
- 2.7V to 3.6V Core Operating Range, 2.7V to 5.5V I/O Operating Range
- 2.7V to 3.6V Analog Operating Range
- 1.8V to 3.6V Backup Battery Operating Range
- 2.7V to 3.6V Oscillator and PLL Operating Range
- -40°C to +85°C Temperature Range
- Available in a 176-lead TQFP or 176-ball BGA Package

### **Description**

The AT91M55800A is a member of the Atmel AT91 16/32-bit microcontroller family, which is based on the ARM7TDMI processor core. This processor has a high-performance 32-bit RISC architecture with a high-density 16-bit instruction set and very low power consumption. In addition, a large number of internally banked registers result in very fast exception handling, making the device ideal for real-time control applications.

The fully programmable External Bus Interface provides a direct connection to off-chip memory in as fast as one clock cycle for a read or write operation. An eight-level priority vectored interrupt controller in conjunction with the peripheral data controller significantly improve the real-time performance of the device.

The device is manufactured using Atmel's high-density CMOS technology. By combining the ARM7TDMI processor core with an on-chip SRAM, a wide range of peripheral functions, analog interfaces and low-power oscillators on a monolithic chip, the Atmel AT91M55800A is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many ultra low-power applications.



## AT91 ARM® Thumb® Microcontrollers

# AT91M55800A Summary

Rev. 1745CS-ATARM-05/02





## **Pin Configurations**

Table 1. Pin Configuration for 176-lead TQFP Package

Table 1.	i ili Oomigulalloi
Pin	AT91M55800A
1	GND
2	GND
3	NCS0
4	NCS1
5	NCS2
6	NCS3
7	NLB/A0
8	A1
9	A2
10	A3
11	A4
12	A5
13	A6
14	A7
15	VDDIO
16	GND
17	A8
18	A9
19	A10
20	A11
21	A12
22	A13
23	A14
24	A15
25	A16
26	A17
27	A18
28	A19
29	VDDIO
30	GND
31	A20
32	A21
33	A22
34	A23
35	D0
36	D1
37	D2
38	D3
39	D4
40	D5
41	D6
42	D7
43	VDDCORE
44	VDDIO
44	) VDDIO

	TQFP Package
Pin	AT91M55800A
45	GND
46	GND
47	D8
48	D9
49	D10
50	D11
51	D12
52	D13
53	D14
54	D15
55	PB19/TCLK0
56	PB20/TIOA0
57	PB21/TIOB0
58	PB22/TCLK1
59	VDDIO
60	GND
61	PB23/TIOA1
62	PB24/TIOB1
63	PB25/TCLK2
64	PB26/TIOA2
65	PB27/TIOB2
66	PA0/TCLK3
67	PA1/TIOA3
68	PA2/TIOB3
69	PA3/TCLK4
70	PA4/TIOA4
71	PA5/TIOB4
72	PA6/TCLK5
73	VDDIO
74	GND
75	PA7/TIOA5
76	PA8/TIOB5
77	PA9/IRQ0
78	PA10/IRQ1
79	PA11/IRQ2
80	PA12/IRQ3
81	PA13/FIQ
82	PA14/SCK0
83	PA15/TXD0
84	PA16/RXD0
85	PA17/SCK1
86	PA18/TXD1/NTRI
87	VDDCORE
88	VDDIO
	I

Din	ATO1MEEQOOA
Pin	AT91M55800A
89	GND
90	GND
91	PA19/RXD1
92	PA20/SCK2
93	PA21/TXD2
94	PA22/RXD2
95	PA23/SPCK
96	PA24/MISO
97	PA25/MOSI
98	PA26/NPCS0/NSS
99	PA27/NPCS1
100	PA28/NPCS2
101	PA29/NPCS3
102	VDDIO
103	GND
104	VDDPLL
105	XIN
106	XOUT
107	GNDPLL
108	PLLRC
109	VDDBU <sup>(2)</sup>
110	XIN32 <sup>(2)</sup>
111	XOUT32 <sup>(2)</sup>
112	NRSTBU <sup>(2)</sup>
113	GNDBU <sup>(2)</sup>
114	WAKEUP <sup>(2)</sup>
115	SHDN <sup>(2)</sup>
116	GNDBU <sup>(2)</sup>
117	VDDA <sup>(1)</sup>
118	AD0 <sup>(1)</sup>
119	AD1 <sup>(1)</sup>
120	AD2 <sup>(1)</sup>
121	AD3 <sup>(1)</sup>
122	AD4 <sup>(1)</sup>
123	AD5 <sup>(1)</sup>
124	AD6 <sup>(1)</sup>
125	AD7 <sup>(1)</sup>
126	ADVREF <sup>(1)</sup>
127	DAVREF <sup>(1)</sup>
128	DA0 <sup>(1)</sup>
129	DA1 <sup>(1)</sup>
130	GNDA <sup>(1)</sup>
131	VDDCORE
132	VDDIO
.52	12510

Pin	AT91M55800A
133	GND
134	GND
135	NCS4
136	NCS5
137	NCS6
138	NCS7
139	PB0
140	PB1
141	PB2
142	PB3/IRQ4
143	PB4/IRQ5
144	PB5
145	PB6/AD0TRIG
146	PB7/AD1TRIG
147	VDDIO
148	GND
149	PB8
150	PB9
151	PB10
152	PB11
153	PB12
154	PB13
155	PB14
156	PB15
157	PB16
158	PB17
159	NWDOVF
160	МСКО
161	VDDIO
162	GND
163	PB18/BMS
164	JTAGSEL
165	TMS
166	TDI
167	TDO
168	TCK
169	NTRST
170	NRST
171	NWAIT
172	NOE/NRD
173	NWE/NWR0
174	NUB/NWR1
175	VDDCORE
176	VDDIO

Notes: 1. Analog pins

2. Battery backup pins

Table 2. Pin Configuration for 176-ball BGA Package

Pin	AT91M55800A
A1	NCS1
A2	NWAIT
А3	NRST
A4	NTRST
<b>A</b> 5	PB18/BMS
A6	NWDOVF
A7	PB16
A8	PB12
A9	PB10
A10	PB9
A11	PB8
A12	NCS7
A13	NCS6
A14	GND
A15	DAVREF
B1	NCS2
B2	NUB/NWR1
В3	NWE/NWR0
B4	NOE/NRD
B5	TD0
В6	TDI
В7	PB17
B8	PB11
В9	PB7/AD1TRIG
B10	PB3/IRQ4
B11	PB2
B12	NCS5
B13	NCS4
B14	DA1
B15	GNDA

Pin	AT91M55800A
C1	A0/NLB
C2	NCS0
СЗ	VDDIO
C4	VDDCORE
C5	TMS
C6	VDDIO
C7	MCK0
C8	PB13
C9	PB6/AD0TRIG
C10	VDDIO
C11	PB4/IRQ5
C12	PB0
C13	VDDIO
C14	DA0
C15	ADVREF
D1	A2
D2	A1
D3	NCS3
D4	GND
D5	TCK
D6	JTAGSEL
D7	GND
D8	PB15
D9	PB14
D10	PB5
D11	PB1
D12	GND
D13	VDDCORE
D14	AD7
D15	VDDA

Pin	AT91M55800A
E1	A4
E2	A3
E3	A5
E4	GND
E5	-
E6	-
E7	-
E8	-
E9	-
E10	_
E11	-
E12	AD6
E13	AD5
E14	NRSTBU
E15	GNDBU
F1	A10
F2	A7
F3	VDDIO
F4	A6
F5	_
F6	_
F7	_
F8	-
F9	-
F10	
F11	
F12	GND
F13	AD4
F14	VDDBU
F15	XOUT32

Pin	AT91M55800A
G1	A12
G2	<b>A</b> 9
G3	A8
G4	GND
G5	1
G6	1
G7	-
G8	_
G9	1
G10	1
G11	1
G12	AD3
G13	AD2
G14	GND
G15	XIN32
H1	A15
H2	A14
НЗ	A13
H4	A11
H5	_
H6	_
H7	_
H8	_
H9	_
H10	_
H11	_
H12	AD1
H13	AD0
H14	WAKEUP
H15	GND





Table 2. Pin Configuration for 176-ball BGA Package (Continued)

Pin	AT91M55800A
J1	A17
J2	A18
J3	VDDIO
J4	A16
J5	_
J6	_
J7	_
J8	_
J9	_
J10	_
J11	_
J12	PA29/NPCS3
J13	SHDN
J14	VDDPLL
J15	PLLRC
K1	A19
K2	A22
КЗ	A21
K4	GND
K5	_
K6	_
K7	_
K8	_
K9	_
K10	_
K11	_
K12	PA28/NPCS2
K13	VDDIO
K14	PA27/NPCS1
K15	GNDPLL

Pin	AT91M55800A
L1	A20
L2	A23
L3	D0
L4	D1
L5	_
L6	_
L7	_
L8	_
L9	_
L10	_
L11	_
L12	PA25/MOSI
L13	PA22RXD2
L14	PA26/NPCS0/NSS
L15	XOUT
M1	D2
M2	D3
МЗ	VDDCORE
M4	GND
M5	GND
M6	PB21/TIOB0
M7	GND
M8	PB27/TIOB2
М9	PA0/TCLK3
M10	GND
M11	PA23/SPCK
M12	GND
M13	PA21/TXD2
M14	PA24/MISO
M15	XIN
L	l

Pin	AT91M55800A
N1	D4
N2	D6
N3	VDDIO
N4	D14
N5	PB19/TCLK0
N6	VDDIO
N7	PB25/TCLK2
N8	PA1/TIOA3
N9	VDDIO
N10	PA8/TIOB5
N11	PA9/IRQ0
N12	VDDCORE
N13	VDDIO
N14	PA19/RXD1
N15	GND
P1	D5
P2	D7
P3	D8
P4	D9
P5	D15
P6	PB22/TCLK1
P7	PB26/TIOA2
P8	PA2/TIOB3
P9	PA7/TIOA5
P10	PA10/IRQ1
P11	PA11/IRQ2
P12	PA13/FIQ
P13	PA17SCK1
P14	PA18/TXD1/NTRI
P15	PA20/SCK2

Pin	AT91M55800A
R1	D10
R2	D11
R3	D12
R4	D13
R5	PB20/TIOA0
R6	PB23/TIOA1
R7	PB24/TIOB1
R8	PA3/TCLK4
R9	PA4/TIOA4
R10	PA5/TIOB4
R11	PA6/TCLK5
R12	PA12/IRQ3
R13	PA14/SCK0
R14	PA15/TXD0
R15	PA16/RXD0

Figure 1. 176-lead TQFP Pinout





Figure 2. 176-ball BGA Pinout





## **Pin Description**

Table 3. Pin Description

Module	Name	Function	Туре	Active Level	Comments
	A0 - A23	Address bus	Output	_	
	D0 - D15	Data bus	I/O	_	
	NCS0 - NCS7	Chip select	Output	Low	
	NWR0	Lower byte 0 write signal	Output	Low	Used in Byte-write option
	NWR1	Lower byte 1 write signal	Output	Low	Used in Byte-write option
EDI	NRD	Read signal	Output	Low	Used in Byte-write option
EBI	NWE	Write enable	Output	Low	Used in Byte-select option
	NOE	Output enable	Output	Low	Used in Byte-select option
	NUB	Upper byte-select	Output	Low	Used in Byte-select option
	NLB	Lower byte-select	Output	Low	Used in Byte-select option
	NWAIT	Wait input	Input	Low	
	BMS	Boot mode select	Input	_	Sampled during reset
410	IRQ0 - IRQ5	External interrupt request	Input	_	PIO-controlled after reset
AIC	FIQ	Fast external interrupt request	Input	_	PIO-controlled after reset
	TCLK0 - TCLK5	Timer external clock	Input	_	PIO-controlled after reset
Timer	TIOA0 - TIOA5	Multipurpose timer I/O pin A	I/O	_	PIO-controlled after reset
	TIOB0 - TIOB5	Multipurpose timer I/O pin B	I/O	_	PIO-controlled after reset
	SCK0 - SCK2	External serial clock	I/O	_	PIO-controlled after reset
USART	TXD0 - TXD2	Transmit data output	Output	_	PIO-controlled after reset
	RXD0 - RXD2	Receive data input	Input	_	PIO-controlled after reset
	SPCK	SPI clock	I/O	_	PIO-controlled after reset
	MISO	Master in slave out	I/O	_	PIO-controlled after reset
SPI	MOSI	Master out slave in	I/O	_	PIO-controlled after reset
	NSS	Slave select	Input	Low	PIO-controlled after reset
	NPCS0 - NPCS3	Peripheral chip select	Output	Low	PIO-controlled after reset
DIO	PA0 - PA29	Parallel I/O port A	I/O	_	Input after reset
PIO	PB0 - PB27	Parallel I/O port B	I/O	_	Input after reset
WD	NWDOVF	Watchdog timer overflow	Output	Low	Open drain
	AD0 - AD7	Analog input channels 0 - 7	Analog in	_	
	AD0TRIG	ADC0 external trigger	Input	_	PIO-controlled after reset
ADC	AD1TRIG	ADC1 external trigger	Input	_	PIO-controlled after reset
	ADVREF	Analog reference	Analog ref	_	
546	DA0 - DA1	Analog output channels 0 - 1	Analog out	_	
DAC	DAVREF	Analog reference	Analog ref	_	

Table 3. Pin Description (Continued)


Module	Name	Function	Туре	Active Level	Comments
	XIN	Main oscillator input	Input	_	
	XOUT	Main oscillator output	Output	_	
Clock	PLLRC	RC filter for PLL	Input	_	
CIOCK	XIN32	32 kHz oscillator input	Input	_	
	XOUT32	32 kHz oscillator output	Output	_	
	мско	System clock	Output	_	
APMC	WAKEUP	Wakeup request	Input	_	
AFIVIC	SHDN	Shutdown request	Output	_	Tri-state after backup reset
	NRST	Hardware reset input	Input	Low	Schmidt trigger
Reset	NRSTBU	Hardware reset input for battery part	Input	Low	Schmidt trigger
	NTRI	Tri-state mode select	Input	Low	Sampled during reset
	JTAGSEL	Selects between ICE and JTAG mode	Input	_	
	TMS	Test mode select	Input	_	Schmidt trigger, internal pull-up
JTAG/ICE	TDI	Test data input	Input	_	Schmidt trigger, internal pull-up
	TDO	Test data output	Output	_	
	TCK	Test clock	Input	_	Schmidt trigger, internal pull-up
	NTRST	Test reset input	Input	Low	Schmidt trigger, internal pull-up
	VDDA	Analog power	Analog pwr	_	
	GNDA	Analog ground	Analog gnd	_	
	VDDBU	Power backup	Power	_	
	GNDBU	Ground backup	Ground	_	
Power	VDDCORE	Digital core power	Power	_	
	VDDIO	Digital I/O power	Power	_	
	VDDPLL	Main oscillator and PLL power	Power	_	
	GND	Digital ground	Ground	_	
	GNDPLL	PLL ground	Ground	_	





### **Block Diagram**

Figure 3. AT91M55800A



### Architectural Overview

The AT91M55800A microcontroller integrates an ARM7TDMI with its embedded ICE interface, memories and peripherals. Its architecture consists of two main buses, the Advanced System Bus (ASB) and the Advanced Peripheral Bus (APB). Designed for maximum performance and controlled by the memory controller, the ASB interfaces the ARM7TDMI processor with the on-chip 32-bit memories, the External Bus Interface (EBI) and the AMBA<sup>™</sup> Bridge. The AMBA Bridge drives the APB, which is designed for accesses to on-chip peripherals and optimized for low power consumption.

The AT91M55800A microcontroller implements the ICE port of the ARM7TDMI processor on dedicated pins, offering a complete, low cost and easy-to-use debug solution for target debugging.

#### **Memory**

The AT91M55800A microcontroller embeds 8K bytes of internal SRAM. The internal memory is directly connected to the 32-bit data bus and is single-cycle accessible.

The AT91M55800A microcontroller features an External Bus Interface (EBI), which enables connection of external memories and application-specific peripherals. The EBI supports 8- or 16-bit devices and can use two 8-bit devices to emulate a single 16-bit device. The EBI implements the early read protocol, enabling faster memory accesses than standard memory interfaces.

#### **Peripherals**

The AT91M55800A microcontroller integrates several peripherals, which are classified as system or user peripherals. All on-chip peripherals are 32-bit accessible by the AMBA Bridge, and can be programmed with a minimum number of instructions. The peripheral register set is composed of control, mode, data, status and enable/disable/status registers.

An on-chip, 8-channel Peripheral Data Controller (PDC) transfers data between the onchip USARTs/SPI and the on and off-chip memories without processor intervention. One PDC channel is connected to the receiving channel and one to the transmitting channel of each USART and of the SPI.

Most importantly, the PDC removes the processor interrupt handling overhead and significantly reduces the number of clock cycles required for a data transfer. It can transfer up to 64K contiguous bytes. As a result, the performance of the microcontroller is increased and the power consumption reduced.

#### **System Peripherals**

The External Bus Interface (EBI) controls the external memory and peripheral devices via an 8- or 16-bit data bus and is programmed through the APB. Each chip select line has its own programming register.

The Advanced Power Management Controller (APMC) optimizes power consumption of the product by controlling the clocking elements such as the oscillators and the PLL, system and user peripheral clocks, and the power supplies.

The Advanced Interrupt Controller (AIC) controls the internal interrupt sources from the internal peripherals and the eight external interrupt lines (including the FIQ), to provide an interrupt and/or fast interrupt request to the ARM7TDMI. It integrates an 8-level priority controller and, using the auto-vectoring feature, reduces the interrupt latency time.

The Real-time Clock (RTC) peripheral is designed for very low power consumption, and combines a complete time-of-day clock with alarm and a two-hundred year Gregorian calendar, complemented by a programmable periodic interrupt.

The Parallel Input/Output Controllers (PIOA and PIOB) control the 58 I/O lines. They enable the user to select specific pins for on-chip peripheral input/output functions, and





general-purpose input/output signal pins. The PIO controllers can be programmed to detect an interrupt on a signal change from each line.

The Watchdog (WD) can be used to prevent system lock-up if the software becomes trapped in a deadlock.

The Special Function (SF) module integrates the Chip ID and Reset Status registers.

#### **User Peripherals**

Three USARTs, independently configurable, enable communication at a high baud rate in synchronous or asynchronous mode. The format includes start, stop and parity bits and up to 8 data bits. Each USART also features a Timeout and a Time Guard Register, facilitating the use of the two dedicated Peripheral Data Controller (PDC) channels.

The six 16-bit Timer/Counters (TC) are highly programmable and support capture or waveform modes. Each TC channel can be programmed to measure or generate different kinds of waves, and can detect and control two input/output signals. Each TC also has three external clock signals.

The SPI provides communication with external devices in master or slave mode. It has four external chip selects which can be connected to up to 15 devices. The data length is programmable, from 8- to 16-bit.

The two identical 4-channel 10-bit analog-to-digital converters (ADC) are based on a Successive Approximation Register (SAR) approach.

The two identical single-channel 10-bit digital-to-analog converters (DAC).

### **Associated Documentation**

Table 4. Associated Documentation

Product	Information	Document Title	
	Internal architecture of processor ARM/Thumb instruction sets Embedded in-circuit-emulator	ARM7TDMI (Thumb) Datasheet	
	External memory interface mapping Peripheral operations Peripheral user interfaces	AT91M55800A Datasheet	
AT91M55800A	DC characteristics  Power consumption  Thermal and reliability considerations  AC characteristics	AT91M55800A Electrical Characteristics	
	Product overview Ordering information Packaging information Soldering profile	AT91M55800A Summary Datasheet (this document)	





#### **Product Overview**

#### **Power Supplies**

The AT91M55800A has 5 kinds of power supply pins:

- VDDCORE pins, which power the chip core
- VDDIO pins, which power the I/O Lines
- VDDPLL pins, which power the oscillator and PLL cells
- VDDA pins, which power the analog peripherals ADC and DAC
- VDDBU pins, which power the RTC, the 32768 Hz oscillator and the Shut-down Logic of the APMC

VDDIO and VDDCORE are separated to permit the I/O lines to be powered with 5V, thus resulting in full TTL compliance.

The following ground pins are provided:

- GND for both VDDCORE and VDDIO
- GNDPLL for VDDPLL
- GNDA for VDDA
- GNDBU for VDDBU

All of these ground pins must be connected to the same voltage (generally the board electric ground) with wires as short as possible. GNDPLL, GNDA and GNDBU are provided separately in order to allow the user to add a decoupling capacitor directly between the power and ground pads. In the same way, the PLL filter resistor and capacitors must be connected to the device and to GNDBU with wires as short as possible. Also, the external load capacitances of the main oscillator crystal and the 32768 Hz crystal must be connected respectively to GNDPLL and to GNDBU with wires as short as possible.

The main constraints applying to the different voltages of the device are:

- VDDBU must be lower than or equal to VDDCORE
- VDDA must be higher than or equal to VDDCORE
- VDDCORE must be lower than or equal to VDDIO

The nominal power combinations supported by the AT91M55800A are described in the following table:

Table 5. Nominal Power Combinations

VDDIO	VDDCOR E	VDDA	VDDPLL	VDDBU	Maximum Operating Frequency
3V	3V	3V	3V	3V	33 MHz
3.3V	3.3V	3.3V	3.3V	3.3V	33 MHz
5V	3.3V	3.3V	3.3V	3.3V	33 MHz

# Input/Output Considerations

After the reset, the peripheral I/Os are initialized as inputs to provide the user with maximum flexibility. It is recommended that in any application phase, the inputs to the AT91M55800A microcontroller be held at valid logic levels to minimize the power consumption.

#### **Master Clock**

Master Clock is generated in one of the following ways, depending on programming in the APMC registers:

- From the 32768 Hz low-power oscillator that clocks the RTC
- The on-chip main oscillator, together with a PLL, generate a software-programmable main clock in the 500 Hz to 33 MHz range. The main oscillator can be bypassed to allow the user to enter an external clock signal.

The Master Clock (MCK) is also provided as an output of the device on the MCKO pin, whose state is controlled by the APMC module.

#### Reset

Reset restores the default states of the user interface registers (defined in the user interface of each peripheral), and forces the ARM7TDMI to perform the next instruction fetch from address zero. Aside from the program counter, the ARM7TDMI registers do not have defined reset states.

#### **NRST Pin**

NRST is active low-level input. It is asserted asynchronously, but exit from reset is synchronized internally to the MCK. At reset, the source of MCK is the Slow Clock (32768 Hz crystal), and the signal presented on MCK must be active within the specification for a minimum of 10 clock cycles up to the rising edge of NRST, to ensure correct operation.

#### **Watchdog Reset**

The watchdog can be programmed to generate an internal reset. In this case, the reset has the same effect as the NRST pin assertion, but the BMS and NTRI pins are not sampled. Boot Mode and Tri-state Mode are not updated. If the NRST pin is asserted and the watchdog triggers the internal reset, the NRST pin has priority.

#### **Emulation Functions**

#### **Tri-state Mode**

The AT91M55800A provides a Tri-state Mode, which is used for debug purposes. This enables the connection of an emulator probe to an application board without having to desolder the device from the target board. In Tri-state Mode, all the output pin drivers of the AT91M55800A microcontroller are disabled.

To enter Tri-state Mode, the NTRI pin must be held low during the last 10 clock cycles before the rising edge of NRST. For normal operation the NTRI pin must be held high during reset, by a resistor of up to 400K Ohm.

NTRI is multiplexed with I/O line PA18 and USART 1 serial data transmit line TXD1.

Standard RS232 drivers generally contain internal 400K Ohm pull-up resistors. If TXD1 is connected to a device not including this pull-up, the user must make sure that a high level is tied on NTRI while NRST is asserted.

#### JTAG/ICE Debug Mode

ARM Standard Embedded In-Circuit Emulation is supported via the JTAG/ICE port. It is connected to a host computer via an external ICE Interface. The JTAG/ICE debug mode is enabled when JTAGSEL is low.

In ICE Debug Mode the ARM Core responds with a non-JTAG chip ID which identifies the core to the ICE system. This is not JTAG compliant.





## IEEE 1149.1 JTAG Boundary-

JTAG Boundary-scan is enabled when JTAGSEL is high. The functions SAMPLE, EXTEST and BYPASS are implemented. There is no JTAG chip ID. The Special Function module provides a chip ID which is independent of JTAG.

It is not possible to switch directly between JTAG and ICE operations. A chip reset must be performed (NRST and NTRST) after JTAGSEL is changed.

#### **Memory Controller**

The ARM7TDMI processor address space is 4G bytes. The memory controller decodes the internal 32-bit address bus and defines three address spaces:

- Internal memories in the four lowest megabytes
- Middle space reserved for the external devices (memory or peripherals) controlled by the EBI
- Internal peripherals in the four highest megabytes

In any of these address spaces, the ARM7TDMI operates in Little-Endian mode only.

#### **Internal Memories**

The AT91M55800A microcontroller integrates an 8-Kbyte primary SRAM bank. This memory bank is mapped at address 0x0 (after the remap command), allowing ARM7TDMI exception vectors between 0x0 and 0x20 to be modified by the software. The rest of the bank can be used for stack allocation (to speed up context saving and restoring), or as data and program storage for critical algorithms. All internal memory is 32 bits wide and single-clock cycle accessible. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one cycle. Fetching Thumb or ARM instructions is supported and internal memory can store twice as many Thumb instructions as ARM ones.

#### **Boot Mode Select**

The ARM reset vector is at address 0x0. After the NRST line is released, the ARM7TDMI executes the instruction stored at this address. This means that this address must be mapped in nonvolatile memory after the reset.

The input level on the BMS pin during the last 10 clock cycles before the rising edge of the NRST selects the type of boot memory (see Table 5).

The BMS pin is multiplexed with the I/O line PB18 that can be programmed after reset like any standard PIO line.

Table 6. Boot Mode Select

BMS	Boot Mode
1	External 8-bit memory on NCS0
0	External 16-bit memory on NCS0

#### **Remap Command**

The ARM vectors (Reset, Abort, Data Abort, Prefetch Abort, Undefined Instruction, Interrupt, Fast Interrupt) are mapped from address 0x0 to address 0x20. In order to allow these vectors to be redefined dynamically by the software, the AT91M55800A microcontroller uses a remap command that enables switching between the boot memory and the internal RAM bank addresses. The remap command is accessible through the EBI User Interface, by writing one in RCB of EBI\_RCR (Remap Control Register). Performing a remap command is mandatory if access to the other external devices (connected to chip selects 1 to 7) is required. The remap operation can only be changed back by an internal reset or an NRST assertion.

#### **Abort Control**

The abort signal providing a Data Abort or a Prefetch Abort exception to the ARM7TDMI is asserted when accessing an undefined address in the EBI address space.

No abort is generated when reading the internal memory or by accessing the internal peripherals, whether the address is defined or not.

#### **External Bus Interface**

The External Bus Interface handles the accesses between addresses 0x0040 0000 and 0xFFC0 0000. It generates the signals that control access to the external devices, and can configure up to eight 16-Mbyte banks. In all cases it supports byte, half-word and word aligned accesses.

For each of these banks, the user can program:

- Number of wait states
- Number of data float times (wait time after the access is finished to prevent any bus contention in case the device is too long in releasing the bus)
- Data bus width (8-bit or 16-bit)
- With a 16-bit wide data bus, the user can program the EBI to control one 16-bit device (Byte Access Select Mode) or two 8-bit devices in parallel that emulate a 16bit memory (Byte-write Access mode).

The External Bus Interface features also the Early Read Protocol, configurable for all the devices, that significantly reduces access time requirements on an external device.





### **Peripherals**

The AT91M55800A peripherals are connected to the 32-bit wide Advanced Peripheral Bus. Peripheral registers are only word accessible. Byte and half-word accesses are not supported. If a byte or a half-word access is attempted, the memory controller automatically masks the lowest address bits and generates a word access.

Each peripheral has a 16-Kbyte address space allocated (the AIC only has a 4-Kbyte address space).

#### **Peripheral Registers**

The following registers are common to all peripherals:

- Control Register write only register that triggers a command when a one is written
  to the corresponding position at the appropriate address. Writing a zero has no
  effect.
- Mode Register read/write register that defines the configuration of the peripheral.
   Usually has a value of 0x0 after a reset.
- Data Registers read and/or write register that enables the exchange of data between the processor and the peripheral.
- Status Register read only register that returns the status of the peripheral.
- Enable/Disable/Status Registers shadow command registers. Writing a one in the
  Enable Register sets the corresponding bit in the Status Register. Writing a one in
  the Disable Register resets the corresponding bit and the result can be read in the
  Status Register. Writing a bit to zero has no effect. This register access method
  maximizes the efficiency of bit manipulation, and enables modification of a register
  with a single non-interruptible instruction, replacing the costly read-modify-write
  operation.

Unused bits in the peripheral registers are shown as "-" and must be written at 0 for upward compatibility. These bits read 0.

#### **Peripheral Interrupt Control**

The Interrupt Control of each peripheral is controlled from the status register using the interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Controller.

The interrupt mask is read in the Interrupt Mask Register and is modified with the Interrupt Enable Register and the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt sources with a non-interruptible single instruction. This eliminates the need for interrupt masking at the AIC or Core level in real-time and multi-tasking systems.

#### **Peripheral Data Controller**

An on-chip, 8-channel Peripheral Data Controller (PDC) transfers data between the onchip USARTs/SPI and the on and off-chip memories without processor intervention. One PDC channel is connected to the receiving channel and one to the transmitting channel of each USART and SPI.

The user interface of a PDC channel is integrated in the memory space of each peripheral. It contains a 32-bit address pointer register and a 16-bit count register. When the programmed data is transferred, an end of transfer interrupt is generated by the corresponding peripheral.

Most importantly, the PDC removes the processor interrupt handling overhead and significantly reduces the number of clock cycles required for a data transfer. It can transfer up to 64K contiguous bytes. As a result, the performance of the microcontroller is increased and the power consumption reduced.

#### **System Peripherals**

#### APMC: Advanced Power Management Controller

The AT91M55800A Advanced Power Management Controller allows optimization of power consumption. The APMC enables/disables the clock inputs of most of the peripherals and the ARM core. Moreover, the main oscillator, the PLL and the analog peripherals can be put in standby mode allowing minimum power consumption to be obtained. The APMC provides the following operating modes:

- Normal mode: clock generator provides clock to the entire chip except the RTC.
- · Wait mode: ARM core clock deactivated
- Slow Clock mode: clock generator deactivated, master clock 32 kHz
- Standby mode: RTC active, all other clocks disabled
- Power-down mode: RTC active, supply on the rest of the circuit deactivated

**RTC: Real Time Clock** 

The AT91M55800A features a Real-time Clock (RTC) peripheral that is designed for very low power consumption. It combines a complete time-of-day clock with alarm and a two-hundred year Gregorian calendar, complemented by a programmable periodic interrupt.

The time and calendar values are coded in Binary-Coded Decimal (BCD) format. The time format can be 24-hour mode or 12-hour mode with an AM/PM indicator.

Updating time and calendar fields and configuring the alarm fields is performed by a parallel capture on the 32-bit data bus. An entry control is performed to avoid loading registers with incompatible BCD format data or with an incompatible date according to the current month/ year/century.

## AIC: Advanced Interrupt Controller

The AIC has an 8-level priority, individually maskable, vectored interrupt controller, and drives the NIRQ and NFIQ pins of the ARM7TDMI from:

- The external fast interrupt line (FIQ)
- The six external interrupt request lines (IRQ0 IRQ5)
- The interrupt signals from the on-chip peripherals

The AIC is largely programmable offering maximum flexibility, and its vectoring features reduce the real-time overhead in handling interrupts.

The AIC also features a spurious vector, which reduces spurious interrupt handling to a minimum, and a protect mode that facilitates the debug capabilities.

PIO: Parallel I/O Controller

The AT91M55800A has 58 programmable I/O lines. 13 pins are dedicated as general-purpose I/O pins. The other I/O lines are multiplexed with an external signal of a peripheral to optimize the use of available package pins. The PIO lines are controlled by two separate and identical PIO Controllers called PIOA and PIOB. The PIO controller enables the generation of an interrupt on input change and insertion of a simple input glitch filter on any of the PIO pins.

**WD: Watchdog** 

The Watchdog is built around a 16-bit counter, and is used to prevent system lock-up if the software becomes trapped in a deadlock. It can generate an internal reset or interrupt, or assert an active level on the dedicated pin NWDOVF. All programming registers are password-protected to prevent unintentional programming.

SF: Special Function

The AT91M55800A provides registers which implement the following special functions.

- Chip identification
- RESET status





#### **User Peripherals**

USART: Universal Synchronous/ Asynchronous Receiver Transmitter The AT91M55800A provides three identical, full-duplex, universal synchronous/asynchronous receiver/transmitters.

Each USART has its own baud rate generator, and two dedicated Peripheral Data Controller channels. The data format includes a start bit, up to 8 data bits, an optional programmable parity bit and up to 2 stop bits.

The USART also features a Receiver Timeout register, facilitating variable-length frame support when it is working with the PDC, and a Time-guard register, used when interfacing with slow remote equipment.

TC: Timer/Counter

The AT91M55800A features two Timer/Counter blocks that include three identical 16-bit timer/counter channels. Each channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse-width modulation.

The Timer/Counters can be used in Capture or Waveform mode, and all three counter channels can be started simultaneously and chained together.

SPI: Serial Peripheral Interface

The SPI provides communication with external devices in master or slave mode. It has four external chip selects that can be connected to up to 15 devices. The data length is programmable, from 8- to 16-bit.

ADC: Analog-to-digital Converter

The two identical 4-channel 10-bit analog-to-digital converters (ADC) are based on a Successive Approximation Register (SAR) approach.

Each ADC has 4 analog input pins, AD0 to AD3 and AD4 to AD7, digital trigger input AD0TRIG and AD1TRIG pins, and provides an interrupt signal to the AIC. Both ADCs share the analog power supply VDDA and GNDA pins, and the input reference voltage ADVREF pin.

Each channel can be enabled or disabled independently, and has its own data register. The ADC can be configured to automatically enter Sleep Mode after a conversion sequence, and can be triggered by the software, the Timer/Counter, or an external signal.

DAC: Digital-to-analog Converter

Two identical 1-channel 10-bit digital-to-analog converters (DAC).

Each DAC has an analog output pin, DA0 and DA1, and provides an interrupt signal to the AIC DA0IRQ and DA1IRQ. Both DACs share the analog power supply VDDA and GNDA pins, and the input reference DAVREF.

## **Ordering Information**

Table 7. Ordering Information

Ordering Code	Package	Temperature Operating Range
AT91M55800A-33AI	TQFP 176	Industrial
AT91M55800A-33CI	BGA 176	(-40°C to 85°C)





## **Packaging Information**

Figure 4. 176-lead Thin Quad Flat Pack Package Drawing




Table 8. Common Dimensions (mm)

Symbol	Min	Nom	Max					
С	0.09		0.20					
c1	0.09		0.16					
L	0.45	0.6	0.75					
L1		1.00 REF						
R2	0.08		0.2					
R1	0.08							
S	0.2							
q	0°	3.5°	7°					
θ1	0°							
θ2	11°	12°	13°					
θ3	11°	12°	13°					
А			1.6					
A1	0.05		0.15					
A2	1.35	1.4	1.45					
	Tolerances of form and position							
aaa		0.2						
bbb		0.2						

Table 9. Lead Count Dimensions (mm)

Pin	D/E	D1/E1		b			b1		е		
Count	BSC	BSC	Min	Nom	Max	Min	Nom	Max	BSC	ccc	ddd
176	26.0	24.0	0.17	0.20	0.27	0.17	0.20	0.23	0.50	0.10	0.08


Table 10. Device and 176-lead TQFP Package Maximum Weight


	ma
2023	mg







Figure 5. 176-ball Ball Grid Array Package Drawing









Detail A

Symbol	Maximum
aaa	0.1
bbb	0.1
ddd	0.1
eee	0.03
fff	0.04
999	0.03
hhh	0.1
kkk	0.1

Notes: 1. Package dimensions conform to JEDEC MO-205

2. Dimensioning and tolerancing per ASME Y14.5M-1994

3. All dimensions in mm

4. Solder Ball position designation per JESD 95-1, SPP-010

5. Primary datum Z and seating plane are defined by the spherical crowns of the solder balls

Table 11. Device and 176-ball BGA Package Maximum Weight

606	mg
-----	----

### **Soldering Profile**

Table 12 gives the recommended soldering profile from J-STD-20.

Table 12. Soldering Profile

	Convection or IR/Convection	VPR
Average Ramp-up Rate (183°C to Peak)	3°C/sec. max.	10°C/sec.
Preheat Temperature 125°C ±25°C	120 sec. max	
Temperature Maintained Above 183°C	60 sec. to 150 sec.	
Time within 5°C of Actual Peak Temperature	10 sec. to 20 sec.	60 sec.
Peak Temperature Range	220 +5/-0°C or 235 +5/-0°C	215 to 219°C or 235 +5/-0°C
Ramp-down Rate	6°C/sec.	10°C/sec.
Time 25°C to Peak Temperature	6 min. max	

Small packages may be subject to higher temperatures if they are reflowed in boards with larger components. In this case, small packages may have to withstand temperatures of up to 235°C, not 220°C (IR reflow).

Recommended package reflow conditions depend on package thickness and volume. See Table 13.

Table 13. Recommended Package Reflow Conditions (TQFP and PBGA)<sup>(1, 2, 3)</sup>

Parameter	Temperature
Convection	220 +5/-0°C
VPR	215 to 219°C
IR/Convection	220 +5/-0°C

- Notes: 1. The packages are qualified by Atmel by using IR reflow conditions, not convection or
  - 2. By default, the package level 1 is qualified at 220°C (unless 235°C is stipulated).
  - 3. The body temperature is the most important parameter but other profile parameters such as total exposure time to hot temperature or heating rate may also influence component reliability.

A maximum of three reflow passes is allowed per component.





#### **Atmel Headquarters**

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

#### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

#### © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademark of Atmel.

ARM<sup>®</sup>, Thumb<sup>®</sup> and ARM Powered<sup>®</sup> are the registered trademarks of ARM Ltd.; ARM7TDMI<sup>™</sup> is the trademark of ARM Ltd. Other terms and product names may be the trademarks of others.

