

DM74AS240 • DM74AS244 3-STATE Bus Driver/Receiver

General Description

This family of Advance Schottky 3-STATE Bus circuits are designed to provide either bidirectional or unidirectional buffer interface in Memory, Microprocessor, and Communication Systems. The output characteristics of the circuits have low impedance sufficient to drive terminated transmission lines down to 133Ω. The input characteristics of the circuits likewise have a high impedance so it will not significantly load the transmission line. The package contains eight 3-STATE buffers organized with four buffers having a common 3-STATE enable gate. The DM74AS240 and DM74AS244 are eight wide in a 20 pin package, and may be used as a 4 wide bidirectional or eight wide unidirectional. The buffer selection includes inverting and non-inverting, with enable or disable 3-STATE control.

Features



- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved switching performance with less power dissipation compared with Schottky counterpart
- Functional and pin compatible with 74LS and Schottky counterpart
- Switching response specified into 500Ω and 50 pF
- Specified to interface with CMOS at $V_{OH} = V_{CC} - 2V$

Ordering Code:

Order Number	Package Number	Package Description
DM74AS240WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS240N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74AS244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS244N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams



Function Tables

DM74AS240

Inputs		Output
\bar{G}	A	Y
L	L	H
L	H	L
H	X	Z

L = LOW Logic Level H = HIGH Logic Level X = Either LOW or HIGH Logic Level Z = High Impedance

DM74AS244

Inputs		Output
\bar{G}	A	Y
L	L	L
L	H	H
H	X	Z

Absolute Maximum Ratings(Note 1)

Supply Voltage, V_{CC}	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ_{JA}	
N Package	57.0°C/W
M Package	76.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V_{CC}	Supply Voltage	4.5	5	5.5	V
V_{IH}	HIGH Level Input Voltage	2			V
V_{IL}	LOW Level Input Voltage			0.8	V
I_{OH}	HIGH Level Output Current			-15	mA
I_{OL}	LOW Level Output Current			64	mA
T_A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^\circ C$.

Symbol	Parameter	Conditions			Min	Typ	Max	Units	
V_{IK}	Input Clamp Voltage	$V_{CC} = 4.5V$, $I_{IN} = -18\text{ mA}$					-1.2	V	
V_{OH}	HIGH Level Output Voltage	$V_{CC} = 4.5V$, $I_{OH} = -3\text{ mA}$			2.4	3.2		V	
		$V_{CC} = 4.5V$, $I_{OH} = \text{Max}$			2.4				
		$I_{OH} = -2\text{ mA}$, $V_{CC} = 4.5V\text{ to }5.5V$			$V_{CC}-2$				
V_{OL}	LOW Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = \text{Max}$				0.35	0.55	V	
I_I	Input Current at Max Input Voltage	$V_{CC} = 5.5V$	$V_{IN} = 7V$	Others			100	μA	
I_{IH}	HIGH Level Input Current	$V_{CC} = 5.5V$, $V_{IN} = 2.7V$			Others			20	μA
I_{IL}	LOW Level Input Current	$V_{CC} = 5.5V$, $V_{IN} = 0.4V$					-500	μA	
							-1000		
I_{OZH}	HIGH Level 3-STATE Output Current	$V_{CC} = 5.5V$, $V = 2.7V$					50	μA	
I_{OZL}	LOW Level 3-STATE Output Current	$V_{CC} = 5.5V$, $V = 0.4V$					-50	μA	
I_O (Note 2)	Output Drive Current	$V_{CC} = 5.5V$, $V_{OUT} = 2.25V$			-50	-115	-150	mA	
I_{CC}	DM74AS240 Supply Current	$V_{CC} = 5.5V$				11	17	mA	
		Outputs HIGH							
		Outputs LOW				51	75		
I_{CC}	DM74AS244 Supply Current	$V_{CC} = 5.5V$				24	38	mA	
		3-STATE							
		Outputs HIGH				22	34		
I_{CC}	DM74AS244 Supply Current	$V_{CC} = 5.5V$				60	90	mA	
		Outputs LOW							
		3-STATE				34	54		

Note 2: The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit output current, I_{OS} .

DM74AS240 Switching Characteristics

over recommended operating free air temperature range


Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	V _{CC} = 4.5V to 5.5V R ₁ = R ₂ = 500Ω C _L = 50 pF	A	Y	2	6.5	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		A	Y	2	5.7	ns
t _{PZL}	Output Enable to LOW Level		\overline{G}	Y	2	9	ns
t _{PZH}	Output Enable to HIGH Level		\overline{G}	Y	2	6.4	ns
t _{PLZ}	Output Disable from LOW Level		\overline{G}	Y	2	9.5	ns
t _{PHZ}	Output Disable from HIGH Level		\overline{G}	Y	2	5	ns

DM74AS244 Switching Characteristics


over recommended operating free air temperature range

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	V _{CC} = 4.5V to 5.5V R ₁ = R ₂ = 500Ω C _L = 50 pF	A	Y	2	6.2	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		A	Y	2	6.2	ns
t _{PZL}	Output Enable to LOW Level		\overline{G}	Y	2	7.5	ns
t _{PZH}	Output Enable to HIGH Level		\overline{G}	Y	2	9	ns
t _{PLZ}	Output Disable from LOW Level		\overline{G}	Y	2	9	ns
t _{PHZ}	Output Disable from HIGH Level		\overline{G}	Y	2	6	ns

Physical Dimensions inches (millimeters) unless otherwise noted



**20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M20B**



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N20A

N20A (REV G)

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



[find products](#)

[Home](#) >> [Find products](#) >>

[Products groups](#)

[Analog and Mixed](#)

[Signal](#)

[Discrete](#)

[Interface](#)

[Logic](#)

[Microcontrollers](#)

[Non-Volatile](#)

[Memory](#)

[Optoelectronics](#)

[Markets and](#)

[applications](#)

[New products](#)

[Product selection and](#)

[parametric search](#)

[Cross-reference](#)

[search](#)

[technical information](#)

[buy products](#)

[technical support](#)

[my Fairchild](#)

[company](#)

DM74AS244

Octal 3-STATE Inverting Buffer/Line Drivers/Line Receiver

Contents

[General description](#) | [Features](#) | [Product status/pricing/packaging](#)

General description

This family of Advance Schottky 3-STATE Bus circuits are designed to provide either bidirectional or unidirectional buffer interface in Memory, Microprocessor, and Communication Systems. The output characteristics of the circuits have low impedance sufficient to drive terminated transmission lines down to 133ohm. The input characteristics of the circuits likewise have a high impedance so it will not significantly load the transmission line. The package contains eight 3-STATE buffers organized with four buffers having a common 3-STATE enable gate. The DM74AS240 and DM74AS244 are eight wide in a 20 pin package, and may be used as a 4 wide bidirectional or eight wide unidirectional. The buffer selection includes inverting and non-inverting, with enable or disable 3-STATE control.

[back to top](#)

Features

Related Links

[Request samples](#)

[Dotted line](#)

[How to order products](#)

[Dotted line](#)

[Product Change Notices](#)

[\(PCNs\)](#)

[Dotted line](#)

[Support](#)

[Dotted line](#)

[Distributor and field sales](#)

[representatives](#)

[Dotted line](#)

[Quality and reliability](#)

[Dotted line](#)

[Design tools](#)

Datasheet

[Download this](#)

[datasheet](#)

[PDF](#)

[e-mail this datasheet](#)

[\[E-](#)

This page

[Print version](#)

- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Improved switching performance with less power dissipation compared with Schottky counterpart
- Functional and pin compatible with 74LS and Schottky counterpart
- Switching response specified into 500ohm and 50 pF
- Specified to interface with CMOS at $V_{OH} = V_{CC} - 2V$

[back to top](#)

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Package marking	Packing method
DM74AS244N	Full Production	\$1.28	DIP	20	\$Y&Z&4&T&P DM74AS244N	RAIL
DM74AS244SJ	Full Production	\$1.48	SOP	20	\$Y&Z&2&T AS244SJ	RAIL
DM74AS244WM	Full Production	\$1.28	SOIC-Wide	20	\$Y&Z&2&T DM74AS 244WM	RAIL
DM74AS244SJX	Full Production	\$1.48	SOP	20	\$Y&Z&2&T AS244SJ	TAPE REEL
DM74AS244WMX	Full Production	\$1.28	SOIC-Wide	20	\$Y&Z&2&T DM74AS 244WM	TAPE REEL

* 1,000 piece Budgetary Pricing

[back to top](#)

[Home](#) | [Find products](#) | [Technical information](#) | [Buy products](#) | [Support](#) | [Company](#) | [Contact us](#) | [Site index](#) | [Privacy policy](#)

© Copyright 2002 Fairchild Semiconductor