











CSD86336Q3D

SLPS666 - MARCH 2018

CSD86336Q3D Synchronous Buck NexFET™ Power Block

Features

- Half-Bridge Power Block
- 93.0% System Efficiency at 12 A
- Up to 20-A Operation
- High-Frequency Operation (up to 1.5 MHz)
- High-Density SON 3.3-mm × 3.3-mm Footprint
- Optimized for 5-V Gate Drive
- Low-Switching Losses
- Ultra-Low-Inductance Package
- **RoHS Compliant**
- Halogen Free
- Lead-Free Terminal Plating


Applications

- Synchronous Buck Converters
 - High-Frequency Applications
 - High-Current, Low-Duty Cycle Applications
- Multiphase Synchronous Buck Converters
- POL DC-DC Converters
- IMVP, VRM, and VRD Applications

3 Description

The CSD86336Q3D NexFET™ power block is an optimized design for synchronous buck applications offering high-current, high-efficiency, and highfrequency capability in a small 3.3-mm × 3.3-mm outline. Optimized for 5-V gate drive applications, this product offers a flexible solution capable of providing a high-density power supply when paired with any 5-V gate drive from an external controller/driver.

Top View



Device Information⁽¹⁾

DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD86336Q3D	13-Inch Reel	2500	SON	Tape
CSD86336Q3DT	7-Inch Reel	250	3.30-mm × 3.30-mm Plastic Package	and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Circuit воот $\boldsymbol{V}_{\text{DD}}$ VDD DRVH GND \mathbf{V}_{OUT} ENABLE ENABLE **PWM** PWM DRVI Driver IC

Copyright © 2017, Texas Instruments Incorporated








Table of Contents

1 2 3	Features 1 Applications 1 Description 1	6.4 Normalized Curves
4 5	Revision History	7 Layout
	5.1 Absolute Maximum Ratings 3 5.2 Recommended Operating Conditions 3 5.3 Thermal Information 3 5.4 Power Block Performance 3 5.5 Electrical Characteristics – Q1 Control FET 4 5.6 Electrical Characteristics – Q2 Sync FET 5	8 Device and Documentation Support
6	5.7 Typical Power Block Device Characteristics	9 Mechanical, Packaging, and Orderable Information 20 9.1 Q3D Package Dimensions 20 9.2 Pin Configuration 20 9.3 Land Pattern Recommendation 21 9.4 Stencil Recommendation 22

4 Revision History

DATE	REVISION	NOTES
March 2018	*	Initial release.

5 Specifications

www.ti.com

5.1 Absolute Maximum Ratings

TA = 25°C (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	V _{IN} to P _{GND}		25	
	V _{SW} to P _{GND}		25	
Voltage	V _{SW} to P _{GND} (10 ns)		27	V
	T _G to T _{GR}	-8	10	
	B _G to P _{GND}	-8	10	
Pulsed current	rating, IDM ⁽²⁾		60	Α
Power dissipati	ion, P _D		6	W
Avalanche	Sync FET, I _D = 40 A, L = 0.1 mH		80	m l
energy, E_{AS}	Control FET, $I_D = 26 \text{ A}$, $L = 0.1 \text{ mH}$		34	mJ
T _J and T _{STG}	Operating junction and storage temperature	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 Recommended Operating Conditions

 $T_A = 25$ °C (unless otherwise noted)

		MIN	MAX	UNIT
V_{GS}	Gate drive voltage	4.5	8	V
V _{IN}	Input supply voltage ⁽¹⁾		22	V
f_{SW}	Switching frequency C _{BST} = 0.1 μF (min)		1500	kHz
	Operating current		20	Α
TJ	Operating temperature		125	°C
T _{STG}	Storage temperature		125	°C

⁽¹⁾ Operating at high V_{IN} can create excessive AC voltage overshoots on the switch node (V_{SW}) during MOSFET switching transients. For reliable operation, the switch node (V_{SW}) to ground voltage must remain at or below the *Absolute Maximum Ratings*.

5.3 Thermal Information

 $T_A = 25^{\circ}C$ (unless otherwise noted)

	THERMAL METRIC	MIN	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (min Cu) ⁽¹⁾		105	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance (max Cu) (1) (2)		55	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance (top of package) (1)		17	°C/W
$R_{\theta JC}$	Junction-to-case thermal resistance (P _{GND} pin) ⁽¹⁾		3.2	°C/W

⁽¹⁾ R_{θJC} is determined with the device mounted on a 1-in² (6.45-cm²), 2-oz (0.071-mm) thick Cu pad on a 1.5-in × 1.5-in (3.81-cm × 3.81-cm), 0.06-in (1.52-mm) thick FR4 board. R_{θJC} is specified by design while R_{θJA} is determined by the user's board design.

5.4 Power Block Performance

 $T_{\Delta} = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _{LOSS}	Power loss ⁽¹⁾	$V_{IN} = 12 \text{ V}, V_{GS} = 5 \text{ V}, V_{OUT} = 1.3 \text{ V}, I_{OUT} = 15 \text{ A},$ $f_{SW} = 500 \text{ kHz}, L_{OUT} = 950 \text{ nH}, T_{J} = 25^{\circ}\text{C}$		1.8		W
I_{QVIN}	V _{IN} quiescent current ⁽¹⁾	T_G to T_{GR} = 0 V, B_G to P_{GND} = 0 V, V_{IN} = 12 V		10		μΑ

Measurement made with six 10-μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins and using a high-current 5-V driver IC.

⁽²⁾ Pulse duration = $50 \mu S$. Duty cycle = 0.01.

⁽²⁾ Device mounted on FR4 material with 1-in² (6.45-cm²) Cu



TEXAS INSTRUMENTS

5.5 Electrical Characteristics - Q1 Control FET

 $T_i = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV _{DSS}	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_{DS} = 250 \mu\text{A}$	25			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 20 V			1	μΑ
I _{GSS}	Gate-to-source leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = +10 / -8 \text{ V}$			100	nA
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = 250 \mu A$	1.1	1.5	1.9	V
Z _{DS(on)}	Effective AC on-impedance	$V_{\rm IN}$ = 12 V, $V_{\rm GS}$ = 5 V, $V_{\rm OUT}$ = 1.3 V, $I_{\rm OUT}$ = 20 A, $f_{\rm SW}$ = 500 kHz, $L_{\rm OUT}$ = 950 nH		9.1		mΩ
9 _{fs}	Transconductance	$V_{DS} = 2.5 \text{ V}, I_{DS} = 14 \text{ A}$		40		S
DYNAN	IIC CHARACTERISTICS		·			
C _{ISS}	Input capacitance			380	494	pF
C _{OSS}	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 12.5 \text{ V}, f = 1 \text{ Mhz}$		263	342	pF
C _{RSS}	Reverse transfer capacitance			14.1	18.3	pF
R_{G}	Series gate resistance			4.0	8.0	Ω
Q_g	Gate charge total (4.5 V)			2.9	3.8	nC
Q_{gd}	Gate charge – gate-to-drain	V _{DS} = 12.5 V, I _{DS} = 14 A		0.6		nC
Q_{gs}	Gate charge – gate-to-source	V _{DS} = 12.3 V, I _{DS} = 14 A		1.4		nC
$Q_{g(th)}$	Gate charge at V _{th}			0.6		nC
Q _{OSS}	Output charge	$V_{DS} = 12.5 \text{ V}, V_{GS} = 0 \text{ V}$		5.4		nC
$t_{d(on)}$	Turn on delay time			5		ns
t _r	Rise time	$V_{DS} = 12.5 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{DS} = 14 \text{ A},$		10		ns
$t_{d(off)}$	Turn off delay time	$R_G = 0 \Omega$		7		ns
t _f	Fall time			2		ns
DIODE	CHARACTERISTICS		·			
V_{SD}	Diode forward voltage	$I_{DS} = 14 \text{ A}, V_{GS} = 0 \text{ V}$		0.86	1.0	V
Q _{rr}	Reverse recovery charge	V 12.5.V.I. 14.A.di/dt 200.A/::a		14.7		nC
t _{rr}	Reverse recovery time	$V_{DS} = 12.5 \text{ V}, I_F = 14 \text{ A}, di/dt = 300 \text{ A}/\mu\text{s}$		15		ns


Submit Documentation Feedback




5.6 Electrical Characteristics - Q2 Sync FET

T_i = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
STATIC	CHARACTERISTICS					
BV_{DSS}	Drain-to-source voltage	$V_{GS} = 0 \text{ V}, I_{DS} = 250 \mu\text{A}$	25			V
I _{DSS}	Drain-to-source leakage current	V _{GS} = 0 V, V _{DS} = 20 V			1	μΑ
I _{GSS}	Gate-to-source leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = +10 / -8 \text{ V}$			100	nΑ
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$, $I_{DS} = 250 \mu A$	1.0	1.3	1.6	V
Z _{DS(on)}	Effective AC on-impedance	$V_{IN} = 12 \text{ V}, V_{GS} = 5 \text{ V}, V_{OUT} = 1.3 \text{ V}, \\ I_{OUT} = 20 \text{ A}, f_{SW} = 500 \text{ kHz}, \\ L_{OUT} = 950 \text{ nH}$		3.4		mΩ
g _{fs}	Transconductance	$V_{DS} = 2.5 \text{ V}, I_{DS} = 14 \text{ A}$		57		S
DYNAN	IIC CHARACTERISTICS	•	Ÿ		,	
C _{ISS}	Input capacitance			728	970	pF
C _{OSS}	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 12.5 \text{ V}, f = 1 \text{ Mhz}$		501	664	pF
C _{RSS}	Reverse transfer capacitance			26	33	pF
R_{G}	Series gate resistance			0.65	1.3	Ω
Q_g	Gate charge total (4.5 V)			5.7	7.4	nC
Q_{gd}	Gate charge – gate-to-drain	V _{DS} = 12.5 V, I _{DS} = 14 A		1.2		nC
Q_{gs}	Gate charge – gate-to-source	V _{DS} = 12.5 V, I _{DS} = 14 A		2.1		nC
$Q_{g(th)}$	Gate charge at V _{th}			1.0		nC
Q_{OSS}	Output charge	$V_{DS} = 12.5 \text{ V}, V_{GS} = 0 \text{ V}$		10.3		nC
$t_{d(on)}$	Turn on delay time			4		ns
t _r	Rise time	$V_{DS} = 12.5 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{DS} = 14 \text{ A},$		10		ns
$t_{d(off)}$	Turn off delay time	$R_G = 0 \Omega$		8		ns
t _f	Fall time			2		ns
DIODE	CHARACTERISTICS					
V_{SD}	Diode forward voltage	$I_{DS} = 14 \text{ A}, V_{GS} = 0 \text{ V}$		0.82	0.95	V
Q _{rr}	Reverse recovery charge	V 12.5.V. L 14.A di/dt 200.A/v.o		25.4		nC
t _{rr}	Reverse recovery time	$V_{DS} = 12.5 \text{ V}, I_F = 14 \text{ A}, di/dt = 300 \text{ A/}\mu\text{s}$		18		ns



Max $R_{\theta JA} = 55^{\circ} C/W$ when mounted on 1 in² (6.45 cm²) of 2-oz (0.071-mm) thick Cu.



Max $R_{\theta JA} = 105^{\circ} C/W$ when mounted on minimum pad area of 2-oz (0.071-mm) thick Cu.

Copyright © 2018, Texas Instruments Incorporated


Submit Documentation Feedback

SLPS666 – MARCH 2018 www.ti.com

TEXAS INSTRUMENTS

5.7 Typical Power Block Device Characteristics

Test conditions: V_{IN} = 12 V, V_{DD} = 5 V, f_{SW} = 500 kHz, V_{OUT} = 1.3 V, L_{OUT} = 0.95 μ H, I_{OUT} = 20 A, T_{J} = 125°C, unless stated otherwise.




⁽¹⁾ The Typical Power Block System Characteristic curves are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper layers of 1-oz copper thickness. See *Application and Implementation* section for detailed explanation.



www.ti.com

Typical Power Block Device Characteristics (continued)


Test conditions: V_{IN} = 12 V, V_{DD} = 5 V, f_{SW} = 500 kHz, V_{OUT} = 1.3 V, L_{OUT} = 0.95 μ H, I_{OUT} = 20 A, T_{J} = 125°C, unless stated otherwise.



TEXAS INSTRUMENTS

5.8 Typical Power Block MOSFET Characteristics

 $T_A = 25$ °C, unless stated otherwise.






www.ti.com SLPS666 – MARCH 2018

Typical Power Block MOSFET Characteristics (continued)

 $T_A = 25$ °C, unless stated otherwise.



TEXAS INSTRUMENTS

Typical Power Block MOSFET Characteristics (continued)

 $T_A = 25$ °C, unless stated otherwise.




Figure 24. Control MOSFET Unclamped Inductive Switching

Figure 25. Sync MOSFET Unclamped Inductive Switching

SLPS666-MARCH 2018

Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

6.1 Application Information

6.1.1 Equivalent System Performance

Many of today's high-performance computing systems require low-power consumption in an effort to reduce system operating temperatures and improve overall system efficiency. This has created a major emphasis on improving the conversion efficiency of today's synchronous buck topology. In particular, there has been an emphasis in improving the performance of the critical power semiconductor in the power stage of this application (see Figure 26). As such, optimization of the power semiconductors in these applications, needs to go beyond simply reducing R_{DS(ON)}.




Figure 26. Synchronous Buck Topology

The CSD86336Q3D is part of Tl's power block product family which is a highly optimized product for use in a synchronous buck topology requiring high current, high efficiency, and high frequency. It incorporates TI's latest generation silicon which has been optimized for switching performance, as well as minimizing losses associated with Q_{GD}, Q_{GS}, and Q_{RR}. Furthermore, TI's patented packaging technology has minimized losses by nearly eliminating parasitic elements between the control FET and sync FET connections (see Figure 27). A key challenge solved by Tl's patented packaging technology is the system level impact of Common Source Inductance (CSI). CSI greatly impedes the switching characteristics of any MOSFET which in turn increases switching losses and reduces system efficiency. As a result, the effects of CSI need to be considered during the MOSFET selection process. In addition, standard MOSFET switching loss equations used to predict system efficiency need to be modified in order to account for the effects of CSI. Further details behind the effects of CSI and modification of switching loss equations are outlined in Power Loss Calculation With Common Source Inductance Consideration for Synchronous Buck Converters (SLPA009).

SLPS666 – MARCH 2018 www.ti.com

TEXAS INSTRUMENTS

Application Information (continued)





Figure 27. Elimination of Common Source Inductance

The combination of TI's latest generation silicon and optimized packaging technology has created a benchmarking solution that outperforms industry standard MOSFET chipsets of similar $R_{DS(ON)}$ and MOSFET chipsets with lower $R_{DS(ON)}$. Figure 28 and Figure 29 compare the efficiency and power loss performance of the CSD86336Q3D versus industry standard MOSFET chipsets commonly used in this type of application. This comparison purely focuses on the efficiency and generated loss of the power semiconductors only. The performance of CSD86336Q3D clearly highlights the importance of considering the effective AC on-impedance $(Z_{DS(ON)})$ during the MOSFET selection process of any new design. Simply normalizing to traditional MOSFET $R_{DS(ON)}$ specifications is not an indicator of the actual in-circuit performance when using TI's power block technology.



Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated



SLPS666-MARCH 2018

Application Information (continued)

Table 1 compares the traditional DC measured R_{DS(ON)} of CSD86336Q3D versus its Z_{DS(ON)}. This comparison takes into account the improved efficiency associated with TI's patented packaging technology. As such, when comparing TI's power block products to individually packaged discrete MOSFETs or dual MOSFETs in a standard package, the in-circuit switching performance of the solution must be considered. In this example, individually packaged discrete MOSFETs or dual MOSFETs in a standard package would need to have DC measured $R_{DS(ON)}$ values that are equivalent to the $Z_{DS(ON)}$ value of CSD86336Q3D in order to have the same efficiency performance at full load. Mid to light-load efficiency will still be lower with individually packaged discrete MOSFETs or dual MOSFETs in a standard package.

Table 1. Comparison of R_{DS(ON)} vs Z_{DS(ON)}

DADAMETED	H	lS .	LS	
PARAMETER	TYP	MAX	TYP	MAX
Effective AC on-impedance Z _{DS(ON)} (V _{GS} = 5 V)	9.1	_	3.4	
DC measured R _{DS(ON)} (V _{GS} = 4.5 V)	9.1	11.4	4.6	5.7

The CSD86336Q3D NexFET™ power block is an optimized design for synchronous buck applications using 5-V gate drive. The control FET and sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a new rating method is needed which is tailored towards a more systemscentric environment. System-level performance curves such as power loss, safe operating area (SOA), and normalized graphs allow engineers to predict the product performance in the actual application.

6.2 Power Loss Curves

MOSFET centric parameters such as R_{DS(ON)} and Q_{gd} are needed to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 1 plots the power loss of the CSD86336Q3D as a function of load current. This curve is measured by configuring and running the CSD86336Q3D as it would be in the final application (see Figure 30). The measured power loss is the CSD86336Q3D loss and consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

$$(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW_AVG} \times I_{OUT}) = power loss$$
 (1)

The power loss curve in Figure 1 is measured at the maximum recommended junction temperatures of 125°C under isothermal test conditions.

6.3 Safe Operating Area (SOA) Curves

The SOA curve in the CSD86336Q3D data sheet provides guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 3 outlines the temperature conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (T) and 6 copper layers of 1-oz copper thickness.


6.4 Normalized Curves

The normalized curves in the CSD86336Q3D data sheet provides guidance on the power loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change in system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the power loss curve and the change in temperature is subtracted from the SOA curve.

SLPS666 – MARCH 2018 www.ti.com

TEXAS INSTRUMENTS

Normalized Curves (continued)



Copyright © 2017, Texas Instruments Incorporated

Figure 30. Typical Application

6.5 Calculating Power Loss and Safe Operating Area (SOA)

The user can estimate power loss and SOA boundaries by arithmetic means (see *Design Example*). Though the power loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure will outline the steps the user should take to predict product performance for any set of system conditions.

6.5.1 Design Example

Operating conditions:

- Output current = 18.0 A
- Input voltage = 5.0 V
- Output voltage = 1.8 V
- Switching frequency = 750 kHz
- Inductor = 290 nH

6.5.2 Calculating Power Loss

- Power loss at 18 A = 3.03 W (Figure 1)
- Normalized power loss for input voltage ≈ 1.1 (Figure 5)
- Normalized power loss for output voltage ≈ 1.07 (Figure 6)
- Normalized power loss for switching frequency ≈ 1.08 (Figure 4)
- Normalized power loss for output inductor ≈ 1.0 (Figure 7)
- Final calculated power loss = 3.03 W x 1.1 x 1.07 x 1.08 x 1.0 ≈ 3.85 W

6.5.3 Calculating SOA Adjustments

- SOA adjustment for input voltage ≈ 1.0°C (Figure 5)
- SOA adjustment for output voltage ≈ 0.68°C (Figure 6)
- SOA adjustment for switching frequency ≈ 0.75°C (Figure 4)
- SOA adjustment for output inductor ≈ 0.02°C (Figure 7)
- Final calculated SOA adjustment = 1.0 + 0.68 + 0.75 + 0.02 ≈ 2.45°C

Submit Documentation Feedback



SLPS666 - MARCH 2018

Calculating Power Loss and Safe Operating Area (SOA) (continued)

In the design example above, the estimated power loss of the CSD86336Q3D would increase to 3.85 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 2.45°C. Figure 31 graphically shows how the SOA curve would be adjusted accordingly.

- 1. Start by drawing a horizontal line from the application current to the SOA curve.
- 2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
- 3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 2.45°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.




Figure 31. Power Block SOA

SLPS666 – MARCH 2018 www.ti.com


TEXAS INSTRUMENTS

7 Layout

7.1 Recommended Schematic Overview

There are several critical components that must be used in conjunction with this power block device. Figure 32 shows a portion of a schematic with the critical components needed for proper operation.

- C22: Bypass capacitor for V_{IN} to help with ringing reduction
- · C20: Bootstrap capacitor
- C21: Bypass capacitor for V_{DD}
- C7-C14: Bypass capacitors for V_{IN} (minimum of 40 μ F)
- C15: Electrolytic capacitor for V_{IN}
- R14, R16: Place holder for gate resistor (optional)
- · R15: Place holder for bootstrap resistor (optional)
- R17, C16: Place holder for snubber (optional)



Copyright © 2017, Texas Instruments Incorporated

Figure 32. Recommended Schematic

16



SLPS666-MARCH 2018

7.2 Recommended PCB Design Overview

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout yields maximum performance in both areas. A brief description on how to address each parameter follows.

7.2.1 Electrical Performance

The power block has the ability to switch at voltage rates greater than 10 kV/μs. Special care must be taken with the PCB layout design and placement of the input capacitors, inductor, driver IC and output capacitors.

- The placement of the input capacitors relative to the power block's VIN and PGND pins should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the VIN and PGND pins (see Figure 33). It is recommended that one 3.3-nF (or similar), 0402, 50-V ceramic capacitor be placed on the top side of the board as close as possible to VIN and PGND pins. In addition, a minimum of 40 µF of bulk ceramic capacitance should be placed as close as possible to the power block in a design. For high-density design, some of these ceramic capacitors can be placed on the bottom layer of PCB with appropriate number of vias interconnecting both layers.
- The driver IC should be placed relatively close to the power block gate pins. T_G and B_G should connect to the outputs of the driver IC. The T_{GR} pin serves as the return path of the high-side gate drive circuitry and should be connected to the phase pin of the IC (sometimes called LX, LL, SW, PH, etc.). The bootstrap capacitor for the driver IC will also connect to this pin.
- The switching node of the output inductor should be placed relatively close to the power block VSW pins. Minimizing the node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. In the event the switch node waveform exhibits ringing that reaches undesirable levels, the use of a boost resistor or RC snubber can be an effective way to easily reduce the peak ring level. The recommended boost resistor value will range between 1.0 Ω to 4.7 Ω depending on the output characteristics of driver IC used in conjunction with the power block. The RC snubber values can range from 0.5 Ω to 2.2 Ω for the R and 330 pF to 2200 pF for the C. Please refer to *Snubber Circuits*: Theory, Design and Application (SLUP100) for more details on how to properly tune the RC snubber values. The RC snubber should be placed as close as possible to the VSW node and PGND (see Figure 33 and Figure 34). (1)
- (1) Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri - Rolla

SLPS666 – MARCH 2018 www.ti.com



Recommended PCB Design Overview (continued)

7.2.2 Thermal Performance

The power block has the ability to utilize the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The examples in Figure 33 and Figure 34 use vias with a 10-mil drill hole and a 16-mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.




Figure 33. Recommended PCB Layout (Top Down View)




Figure 34. Recommended PCB Layout (Bottom View)

Submit Documentation Feedback



SLPS666-MARCH 2018 www.ti.com

8 Device and Documentation Support

Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

8.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

8.5 Glossary

SLYZ022 — TI Glossarv.

This glossary lists and explains terms, acronyms, and definitions.


SLPS666-MARCH 2018 www.ti.com

INSTRUMENTS

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Q3D Package Dimensions



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

9.2 Pin Configuration

POSITION	DESIGNATION
Pin 1	V _{IN}
Pin 2	V _{IN}
Pin 3	T_G
Pin 4	T _{GR}
Pin 5	B_G
Pin 6	V_{SW}
Pin 7	V_{SW}
Pin 8	V_{SW}
Pin 9	P_{GND}

Submit Documentation Feedback Product Folder Links: CSD86336Q3D



9.3 Land Pattern Recommendation

(1.8)→ 2X (0.65) (Ø 0.2) VIA **PKG** ΪΥΡ 2X (0.65) 6X (0.65) (0.22)2X (0.34) 6X (0.34) METAL UNDER 9 SOLDER MASK **PKG** (2.7)SOLDER MASK **OPENING** 2X (1.1) 6X (0.65) 5 (R0.05) TYP 4X (0.5) 4X (0.2) 2X (1.18) (3.05)0.07 MIN 0.07 MAX ALL AROUND ALL AROUND SOLDER MASK METAL UNDER SOLDER MASK **METAL**

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

SOLDER MASK

- 2. This package is designed to be soldered to a thermal pad on the board. For more information, see *QFN/SON PCB Attachment* (SLUA271).
- 3. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

Product Folder Links: CSD86336Q3D

OPENING

SOLDER MASK

DEFINED

PADS 1 & 2 (OPTIONAL FOR OTHERS)

OPENING


NON SOLDER MASK

DEFINED

PREFERRED FOR PADS 3-9

TEXAS INSTRUMENTS

9.4 Stencil Recommendation



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

Product Folder Links: CSD86336Q3D

Submit Documentation Feedback

www.ti.com 28-Jun-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD86336Q3D	ACTIVE	VSON-CLIP	DPB	8	2500	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	86336D	Samples
CSD86336Q3DT	ACTIVE	VSON-CLIP	DPB	8	250	RoHS-Exempt & Green	SN	Level-1-260C-UNLIM	-55 to 150	86336D	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM


www.ti.com 28-Jun-2023

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jun-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD86336Q3D	VSON- CLIP	DPB	8	2500	330.0	12.4	3.6	3.6	1.2	8.0	12.0	Q1
CSD86336Q3DT	VSON- CLIP	DPB	8	250	330.0	12.4	3.6	3.6	1.2	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jun-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD86336Q3D	VSON-CLIP	DPB	8	2500	336.6	336.6	41.3
CSD86336Q3DT	VSON-CLIP	DPB	8	250	336.6	336.6	41.3



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated