

#### **Features**

Very high speed: 55 ns and 70 ns
Wide voltage range: 2.2V to 3.6V

· Ultra-low active power

Typical active current: 2 mA @ f = 1 MHz
 Typical active current: 15 mA @ f = f<sub>MAX</sub>

· Ultra-low standby power

Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE features

· Automatic power-down when deselected

· CMOS for optimum speed/power

· Packages offered in a 48-ball FBGA

#### Functional Description[1]


The CY62168DV30 is a high-performance CMOS static RAM organized as 2048K words by eight bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 90% when addresses are not toggling. The device can be put into standby mode reducing

# 16-Mbit (2048K x 8) Static RAM

power consumption by more than 99% when deselected Chip Enable 1 ( $\overline{CE}_1$ ) HIGH or Chip Enable 2 ( $\overline{CE}_2$ ) LOW. The input/output pins ( $\overline{I/O}_0$  through  $\overline{I/O}_7$ ) are placed in a high-impedance state when: deselected Chip Enable 1 ( $\overline{CE}_1$ ) HIGH or Chip Enable 2 ( $\overline{CE}_2$ ) LOW, outputs are disabled ( $\overline{OE}_1$ ) HIGH), or during a write operation ( $\overline{Chip}_1$  Enable 1 ( $\overline{CE}_1$ ) LOW and Chip Enable 2 ( $\overline{CE}_2$ ) HIGH and  $\overline{WE}_1$  LOW).

Writing to the device is accomplished by taking Chip Enable 1  $(\overline{CE}_1)$  LOW and Chip Enable 2  $(\overline{CE}_2)$  HIGH and Write Enable (WE) input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>20</sub>).

Reading from the device is accomplished by taking Chip Enable 1 ( $\overline{\text{CE}}_1$ ) LOW and Chip Enable 2 ( $\overline{\text{CE}}_2$ ) HIGH and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins. The eight input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}_1$  LOW and  $\overline{\text{CE}}_2$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}_1$  LOW and  $\overline{\text{CE}}_2$  HIGH and WE LOW). See the truth table at the back of this data sheet for a complete description of read and write modes.




Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



## **Pin Configuration**



#### Note:

2. DNU pins are to be connected to  $V_{\mbox{\footnotesize SS}}$  or left open.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Supply Voltage to Ground Potential.–0.3V to  $V_{CCMAX} + 0.3V$ DC Voltage Applied to Outputs in High-Z State  $^{[3,\ 4]}$  .....-0.3V to V  $_{\text{CCMAX}}$  + 0.3V

DC Input Voltage <sup>[3, 4]</sup>	–0.3V to $V_{CCMAX} + 0.3V$
Output Current into Outputs (LOW)	) 20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA
Operating Range	

#### Operating Range

Range	Ambient Temperature (T <sub>A</sub> )	<b>V</b> cc <sup>[5]</sup>
Industrial	–40°C to +85°C	2.2V to 3.6V

#### **Product Portfolio**

							Power Di	ssipation		
						Operating	g, Icc (mA)			
	V <sub>CC</sub> Range(V)		Speed	f = 1	MHz	f = f	MAX	Standby,	l <sub>SB2</sub> (μA)	
Product	Min.	Typ. <sup>[6]</sup>	Max.	(ns)	Typ. <sup>[6]</sup>	Max.	Typ. <sup>[6]</sup>	Max.	Typ. <sup>[6]</sup>	Max.
CY62168DV30L	2.2	3.0	3.6	55	2	4	15	30	2.5	30
				70			12	25	2.5	30
CY62168DV30LL	2.2	3.0	3.6	55	2	4	15	30	2.5	22
				70	İ		12	25	2.5	22

#### **DC Electrical Characteristics** (Over the Operating Range)

				CY62168DV30-55			CY62168DV30-70			
Parameter	Description	Test Cond	ditions	Min.	Typ. <sup>[6]</sup>	Max.	Min.	Typ. <sup>[6]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$2.2 \le V_{CC} \le 2.7$	$I_{OH} = -0.1 \text{ mA}$	2.0			2.0			V
		$2.7 \le V_{CC} \le 3.6$	$I_{OH} = -1.0  \text{mA}$	2.4			2.4			
V <sub>OL</sub>	Output LOW Voltage	$2.2 \le V_{CC} \le 2.7$	$I_{OL} = 0.1 \text{ mA}$			0.4			0.4	V
		$2.7 \le V_{CC} \le 3.6$	I <sub>OH</sub> = 2.1 mA			0.4			0.4	
V <sub>IH</sub>	Input HIGH Voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7	•	1.8		V <sub>CC</sub> + 0.3	1.8		V <sub>CC</sub> + 0.3	V
		$2.7 \le V_{CC} \le 3.6$		2.2		V <sub>CC</sub> + 0.3	2.2		V <sub>CC</sub> + 0.3	
V <sub>IL</sub>	Input LOW Voltage	$2.2 \le V_{CC} \le 2.7$		-0.3		0.6	-0.3		0.6	V
		$2.7 \le V_{CC} \le 3.6$		-0.3		0.8	-0.3		0.8	
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_1 \leq V_{CC}$		-1		+1	-1		+1	μΑ
l <sub>OZ</sub>	Output Leakage Current	$GND \leq V_O \leq V_{CC}$	Output disabled	-1		+1	-1		+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$	Vcc = 3.6V,		15	30		12	25	mΑ
	Current	f = 1 MHz	I <sub>OUT</sub> = 0mA, CMOS level		2	4		2	4	
I <sub>SB1</sub>	Automatic CE	$CE_1 \ge V_{CC} - 0.2V$	/, CE <sub>2</sub> ≤ L		2.5	30		2.5	30	μΑ
	Power-down Current – CMOS Inputs	$0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ , $f = f_{MAX}$ ( $f = f_{MAX}$ ), $f = f_{MAX}$ ( $f = f_{MAX}$ ), $f = f_{MAX}$	Addr <u>ess</u>		2.5	22		2.5	22	
I <sub>SB2</sub>	Automatic CE	$CE_1 \ge V_{CC} - 0.2V$	/, CE <sub>2</sub> ≤ L		2.5	30		2.5	30	μΑ
	Power-down Current – CMOS Inputs	$0.2V, V_{IN} \ge V_{CC} - V_{IN} \le 0.2V, f = 0, V$	- 0.2V or C <sub>C</sub> =3.6V		2.5	22		2.5	22	

#### Notes:

- 3.  $V_{IL(min.)} = -2.0V$  for pulse durations less than 20 ns.
- V<sub>IL(min.)</sub> = 2.5 V for pulse dutations loss than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75V for pulse durations less than 20 ns.
   Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 100 μs wait time after V<sub>CC</sub> stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25°C.




## Capacitance<sup>[7]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	TA = 25°C, f = 1 MHz	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

#### **Thermal Resistance**

Parameter	Description	Test Conditions	BGA	Unit
$\theta_{JA}$	,	Still Air, soldered on a 3 x 4.5 inch, two-layer	55	C/W
$\theta_{JC}$	Thermal Resistance (Junction to Case)[7]	printed circuit board	16	C/W

#### **AC Test Loads and Waveforms**



Parameters	2.5V (2.2 – 2.7V)	3.0V (2.7-3.6V)	Unit
RI	16600	1103	Ω
R2	2 15400 1554		
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.2	1.75	V


#### **Data Retention Characteristics**

Parameter	Description	Conditions	Min.	<b>Typ</b> . <sup>[5]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.5		3.6	V
ICCDR	Data Retention Current	$V_{CC}=1.5V, CE_1 \ge V_{CC}-0.2V, CE_2 \le L$ 0.2V, $V_{IN} \ge V_{CC}-0.2V$ or $V_{IN} \le 0.2V$			15	μΑ
		$0.2V, V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$			10	
t <sub>CDR</sub> <sup>[7]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[8]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

Tested initially and after any design or proces changes that may affect these parameters.
 Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> > 100 μs or stable at V<sub>CC(min.)</sub> > 100 μs.



#### **Data Retention Waveform**



#### Switching Characteristics (Over the Operating Range)[9]

		CY62168	3DV30-55	CY6216	8DV30-70	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle				l .		
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[10]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[10, 11]</sup>		20		25	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Low Z <sup>[10]</sup>	10		10		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[10, 11]</sup>		20		25	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Power-up	0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power-down		55		70	ns
Write Cycle <sup>[12]</sup>				l .		
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Write End	40		60		ns
t <sub>AW</sub>	Address Set-up to Write End	40		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		45		ns
t <sub>SD</sub>	Data Set-up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[10, 11]</sup>		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[10]</sup>	10		10		ns

#### Notes:

<sup>9.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of  $V_{CC(typ.)/2}$ , input pulse levels of 0 to  $V_{CC(typ.)}$ , and output loading of the


<sup>10.</sup> At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZCE</sub> is less than t<sub>LZCE</sub>.

 $t_{HZCE}$ ,  $t_{HZCE}$ ,  $t_{HZEE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high-impedance state. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.




## **Switching Waveforms**


## Read Cycle No. 1 (Address Transition Controlled)<sup>[13, 14]</sup>



## Read Cycle No. 2 (OE Controlled)[14, 15]



## Write Cycle No. 1 (WE Controlled)<sup>[12, 16, 17]</sup>



#### Notes:


- 13. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1$  = V<sub>IL</sub>.  $CE_2$  = V<sub>IH</sub>.  $\overline{WE}$  is HIGH for Read cycle.

- 15. Address valid prior to or coincident with CE<sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.
  16. Data I/O is high-impedance if OE = V<sub>IH</sub>.
  17. If CE<sub>1</sub> goes HIGH or CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in a high-impedance state.
- 18. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.




## Switching Waveforms (continued)

Write Cycle No. 2 (CE<sub>1</sub> or CE<sub>2</sub> Controlled) [12, 16, 17]



Write Cycle No. 3 (WE Controlled,  $\overline{\text{OE}}$  LOW)[17, 18]






#### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	ŌĒ	Inputs / Outputs	Mode	Power
Н	Х	Х	Χ	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data Out (I/O <sub>0</sub> - I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Output Disabled	Active (Icc)
L	Н	L	Χ	Data In (I/O <sub>0</sub> -I/O <sub>7</sub> )	Write	Active (Icc)

### **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62168DV30L-55**I	BV48B	48-ball Fine Pitch BGA (8.0 x 9.5 x 1.0 mm)	Industrial
	CY62168DV30LL-55**I	BV48B	48-ball Fine Pitch BGA (8.0 x 9.5 x 1.0 mm)	
70	CY62168DV30L-70**I	BV48B	48-ball Fine Pitch BGA (8.0 x 9.5 x 1.0 mm)	Industrial
	CY62168DV30LL-70**I	BV48B	48-ball Fine Pitch BGA (8.0 x 9.5 x 1.0 mm)	

#### **Package Diagram**



MoBL is a registered trademark, and MoBL2 and More Battery Life are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



## **Document History Page**

	Document Title: CY62168DV30 MoBL® 16-Mbit (2048K x 8) Static RAM Document Number: 38-05329									
REV.	ECN NO.									
**	118409	09/30/02	GUG	New Data Sheet						
*A	123693	02/05/03	DPM Changed Advance Information to Preliminary Added package diagram							
*B	126556	04/24/03	DPM	Minor change: Change sunset owner from DPM to HRT						
*C	132869	01/15/04	XRJ	Change for Preliminary to Final						