

www.ti.com SBAS432A –APRIL 2010–REVISED SEPTEMBER 2010

Low Distortion Digital-to-Analog Converter for Seismic Monitoring

Check for Samples: [DAC1280](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=dac1280)

- -
	-
-
-
-
-
-
-
-
-
-
-

-
- **Seismic Monitoring Systems**

¹FEATURES DESCRIPTION

• Outstanding Performance: The DAC1280 is a very low distortion digital-to-analog **– THD: –125dB** converter (DAC) suited for performance testing of **SNR: 120dB (413Hz BW, Gain = 1/1)** seismic equipment. The DAC1280 provides a high-accuracy output signal from a bitstream input.
 – Gain Error: 0.1% high-accuracy output signal from a bitstream input. The device achie The device achieves very high linearity in a small **• Pin Operation: No Registers to Program** package while dissipating only 18mW. Together with the high-performance [ADS1281](http://focus.ti.com/docs/prod/folders/print/ads1281.html) and [ADS1282](http://focus.ti.com/docs/prod/folders/print/ads1282.html) **• Gain: 1/1 to 1/64** analog-to-digital converters (ADCs), these devices **• SYNC Input for Phase Control** create a test and measurement system that meets **Power-Down Mode** *hower hower-Down Mode nower-Down M* seismic monitoring equipment. **• Low Power: 18mW**

Analog Supply: +5V or ±2.5V The DAC1280 is designed to match the system **Digital Supply: 1.8V to 3.3V**
 • Components (power supply, clock and reference voltage) of the companion ADCs, the ADS1281 and **Small 16-Pin TSSOP Package • The ADS1282.** The input to the DAC1280 is a 1s density **Temperature Range: -40°C to +85°C** modulated bitstream. The DAC1280 output is a differential current intended for use with an active I/V **APPLICATIONS** converter. The I/V converter provides a voltage output **Energy Exploration Equipment • Energy Exploration Equipment • Energy Exploration Equipment • Energy Exploration Contract ACCS**.

> Three gain control pins set the output range in 6dB steps from 0dB to $-36db$ ($\pm 2.5V$ to $\pm 0.039V$ differential). The attenuation ranges match the gains of the ADS1282 for testing at all gains. The DAC uses a reference voltage and bias resistor to set the full-scale output. The resistor can be adjusted to fine-trim the DAC full-scale.

> The SYNC pin aligns the input data sampling to the CLK phase. A power-down pin shuts down the device when not in use. The DAC1280 is available in a small, 16-pin TSSOP package and is fully specified for operation over –40°C to +85°C temperature range with a maximum operating temperature of +125°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas ÆΝ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the device product folder at [www.ti.com](http://www.ti.com/lit/pdf/www.ti.com).

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

THERMAL INFORMATION

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](http://www.ti.com/lit/pdf/spra953). (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

[DAC1280](http://focus.ti.com/docs/prod/folders/print/dac1280.html)

ELECTRICAL CHARACTERISTICS

Minimum/maximum specifications at -40° C to $+85^{\circ}$ C, typical specifications at $+25^{\circ}$ C, AVDD = $+2.5V$, AVSS = $-2.5V$, DVDD = 3.3V, CLK = 4.096MHz, V_{REF} = 5V, and R_{REF} = 30kΩ, unless otherwise noted. Refer to circuit configuration shown in [Figure 35](#page-17-0).

negative output current is given by:
USUES USUEN LEVEL VREE (1) TDATA modulated 75% and 25% yielding positive full-scale output and negative full-scale output, respectively. Full-scale positive and

$$
I_{FS}
$$
 = 10UTP - 10UTN = ±7.5 • $\frac{V_{REF}}{R_{REF}}$ • Gain; V_{REF} = 5V, R_{REF} = 30k Ω nominal

Gain can be trimmed by adjusting V_{REF}/R_{REF} ratio over the range of 40% to 105% of nominal.

(2) Output common-mode voltage is regulated by the external I/V converter. The specified output common-mode voltage range is: (AVDD + AVSS)/2 ±0.15V.

(3) Excludes the tolerances of external components.

(4) Drift is calculated over the specified temperature range using the box calculation method.

(5) DC noise measured by ADS1282 with complementing gain over 413Hz bandwidth with DAC output = 0V.

(6) THD = Total harmonic distortion; measured by ADS1282 with complementing gain including first nine harmonics, DAC output = –0.5dBFS, 31.25Hz.

(7) SNR = Signal-to-noise ratio; measured by ADS1282 with complementing gain over 413Hz bandwidth, DAC output = –0.5dBFS, 31.25Hz.

ELECTRICAL CHARACTERISTICS (continued)

Minimum/maximum specifications at -40°C to +85°C, typical specifications at +25°C, AVDD = +2.5V, AVSS = -2.5V, DVDD = 3.3V, CLK = 4.096MHz, V_{REF} = 5V, and R_{REF} = 30k Ω , unless otherwise noted. Refer to circuit configuration shown in [Figure 35](#page-17-0).

 I_{AVDD} , $|I_{\text{AVSS}}| = 0.94 \cdot \frac{V_{\text{REF}}}{P_{\text{max}}} (1 + 22 \cdot \text{Gain})$ $\frac{\mathsf{v}_{\sf{REF}}}{\mathsf{R}_{\sf{REF}}}$ (8) Typical analog supply current depends on gain, V_{REF} , and R_{REF} :

REF (9) CLK and TDATA stopped. Digital inputs maintained at V_{IH} or V_{IL} levels.

www.ti.com SBAS432A –APRIL 2010–REVISED SEPTEMBER 2010

TIMING CHARACTERISTICS

TIMING REQUIREMENTS

At $T_A = -40^{\circ}$ C to +85°C and DVDD = 1.65V to 3.6V.

Texas **NSTRUMENTS**

SBAS432A –APRIL 2010–REVISED SEPTEMBER 2010 **www.ti.com**

TERMINAL FUNCTIONS

www.ti.com SBAS432A –APRIL 2010–REVISED SEPTEMBER 2010

TYPICAL CHARACTERISTICS

At T_A = +25°C, AVDD = +2.5V, AVSS = +2.5V, DVDD = +3.3V, CLK = 4.096MHz, V_{REF} = +5V, and R_{REF} = 30kΩ, unless otherwise noted. Data acquired using circuit configuration shown in [Figure 35.](#page-17-0) THD and SNR measured by ADS1282 (1ms sampling and complement gain setting).

OUTPUT SPECTRUM OUTPUT SPECTRUM

TYPICAL CHARACTERISTICS (continued)

Occurrences

At T_A = +25°C, AVDD = +2.5V, AVSS = +2.5V, DVDD = +3.3V, CLK = 4.096MHz, V_{REF} = +5V, and R_{REF} = 30k Ω , unless otherwise noted. Data acquired using circuit configuration shown in [Figure 35](#page-17-0). THD and SNR measured by ADS1282 (1ms sampling and complement gain setting).

Figure 8. Figure 9.

10 8 6 4 2 0 -1000 -900 -800 -700 -600 -500 -400 -300 -200 -100 0 100 200 300 400 500 600 700 800 900 1000 30 Units $Gain = 1/1$

Gain Error (ppm)

www.ti.com SBAS432A –APRIL 2010–REVISED SEPTEMBER 2010

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, AVDD = +2.5V, AVSS = +2.5V, DVDD = +3.3V, CLK = 4.096MHz, V_{REF} = +5V, and R_{REF} = 30kΩ, unless otherwise noted. Data acquired using circuit configuration shown in [Figure 35](#page-17-0). THD and SNR measured by ADS1282 (1ms sampling and complement gain setting).

Figure 18. Figure 19.

TYPICAL CHARACTERISTICS (continued)

At T_A = +25°C, AVDD = +2.5V, AVSS = +2.5V, DVDD = +3.3V, CLK = 4.096MHz, V_{REF} = +5V, and R_{REF} = 30kΩ, unless otherwise noted. Data acquired using circuit configuration shown in [Figure 35](#page-17-0). THD and SNR measured by ADS1282 (1ms sampling and complement gain setting).

DAC1280 OVERVIEW

The DAC1280 is a high-accuracy digital-to-analog The current-steering stage switches the tap current to converter (DAC) that provides outstanding THD either output, IOUTP or IOUTN, as a result of the performance together with low noise. The DAC1280 sampling of TDATA. A higher 1s density directs more is suitable for the demanding requirements of energy current toward IOUTP and less to IOUTN. exploration and precision instrumentation where a Conversely, a higher density of 0s directs more low-distortion test signal is needed. The current to IOUTN than to IOUTP. Steering of the

[Figure 26](#page-10-0) shows the DAC1280 block diagram. The output current yields an average output proportional DAC provides a signal output proportional to a 1s density input. The DAC design is a multi-tap, An integrated power-on-reset (POR) function resets current-steering filter that provides a differential the current taps, resulting in a zero differential output current output. An external current-to-voltage (I-V) signal at power-up. The active low PWDN input converter is required to provide a voltage output. V_{REF} powers down the device to a low-power (μ W) state.
and R_{REF} program the full-scale current, and The SYNC input synchronizes the DAC1280 TDATA and R_{REF} program the full-scale current, and The SYN
GAIN[2:0] pins set the output range. sthe sampling. GAIN[2:0] pins set the output range.

 V_{REF} and R_{REF} establish an internal current that is mirrored to a multi-tap, current-steering filter stage through a reference current control block. The output of the control block is set by the GAIN[2:0] inputs, which fix the weighted tap currents in one of seven ranges. The magnitude of the tap currents results in the maximum differential output current ranges of 1250μ A to the lowest range of 19.5 μ A.

Figure 26. DAC1280 Block Diagram

DAC1280 Basics Contract Contract

clock, a bitstream input, an external current-to-voltage reference voltage and an external reference resistor. converter, and a reference voltage. The bitstream The GAIN[2:0] control pins select one of seven output originates either from an FPGA-based digital ranges. In operation, the reference voltage and modulator or playback from a ROM device holding a reference resistor are usually fixed, and the DAC stored bitstream file. The external reference voltage is output range is selected by the gain pins. +5V and should be precision (low drift and low noise).
The current-to-voltage converter is an active circuit. The DAC1280 differential output current is
The complifiers used for the current to veltage determined by Equatio The amplifiers used for the current-to-voltage converter should have good dynamic characteristics (low THD) with low noise. [Figure 27](#page-11-1) illustrates the system block diagram. Where:

As shown in the system block diagram, the external to bitstream density) and the resulting output voltage I/V circuit converter. voltage output. The voltage output of the I/V circuit is differential, as shown in [Figure 28.](#page-11-2) The common-mode output voltage (V_{COM}) at the I/V circuit is normally set to the midsupply point of the DAC. The differential output voltage is ±2.5V/gain.

Figure 28. I/V Converter Output Voltage

The basic requirements of DAC1280 operation are a The full-scale output of the DAC1280 is set by the

EXAS

NSTRUMENTS

Differential Output Current = 7.5 $\cdot \frac{V}{P}$ $\frac{\mathsf{v}_{\mathsf{REF}}}{\mathsf{R}_{\mathsf{REF}}}$ REF (TDATA – 50%) 25% \cdot Gain $\cdot \frac{(TDATA -$

- V_{REF} = 5V (nominal)
- $R_{REF} = 30k\Omega$ (nominal)
- Gain = $1/1$ to $1/64$
- TDATA = TDATA 1s density, ranging 25% to 75% (1)

The DAC full-scale output can be fine-trimmed, if

V REF desired, by changing the $\frac{R_{REF}}{R_{REF}}$ ratio from the nominal (1) V_{COM} = midsupply voltage. values of V_{REF} = 5V and R_{REF} = 30k Ω . See the [Electrical Characteristics](#page-2-0) for the adjustment range. **Figure 27. DAC1280 System Block Diagram**

The external current-to-voltage converter scales the DAC output current into an output voltage. [Table 1](#page-12-0) **Output Voltage** Shows the DAC1280 gain (differential output current **NSTRUMENTS**

www.ti.com SBAS432A –APRIL 2010–REVISED SEPTEMBER 2010

Table 1. DAC1280 Ideal Output Scaling(1)

(1) V_{REF} = 5V, R_{REF} = 30kΩ, external current-to-voltage converter resistors = 2kΩ. Output current and voltage are differential. Excludes the effects of DAC1280 offset, gain and linearity errors, errors in reference voltage, errors as a result of external resistors, and errors from the external current-to-voltage conversion. Refer to [Figure 27](#page-11-1).

VREF Reference Voltage Input RREF Reference Resistor

The DAC1280 requires an external reference for A 30kΩ resistor, connected from VREF to AVSS, is operation. The reference voltage of the DAC1280 is required for operation. This resistor, in combination defined as the voltage difference between VREF and with VREF, is used to set the DAC full-scale output. AVSS (that is, V_{REF} = VREF – AVSS). The DAC1280 The resistor can be used to fine-trim the DAC gain by output directly scales with V_{REF}: consequently, noise changing the value from the nominal 30kΩ. See the output directly scales with V_{REF}; consequently, noise changing the value from the nominal 30kΩ. See the DAC1280 or drift on the reference appear at the DAC1280 *Output Scaling* section for more information. or drift on the reference appear at the DAC1280 output. A low-drift and low-noise precision reference
is recommended for best performance.
directly affect the DAC1280 output accuracy. A

For best layout, connect the ground pin of the low-drift, precision resistor is recommended for best external reference directly to the AVSS terminal to performance. Connect the resistor directly to the minimize possible crosstalk. A recommended 0.1μ F RREF and AVSS pins using short and direct traces. ceramic capacitor connected directly across VREF Keep RREF stray capacitance to a minimum. Refer to and AVSS reduces noise susceptibility. [Figure 29](#page-12-1) for the reference input connection.

[Figure 29](#page-12-1) shows the reference input voltage and reference resistor connection to the DAC1280. The DAC1280 loads VREF with 220kΩ. The 220kΩ resistor disconnects in power-down mode.

(1) Recommended noise capacitor.

Figure 29. Reference Input Connection

[Table 2](#page-13-0) shows the output range versus gain settings for the DAC1280. TDATA is sampled by the DAC1280 at CLK/16 rate

IOUTP, IOUTN SYNC

CLK is the master clock input to the DAC1280 [Figure 1](#page-4-0) for an illustration of the SYNC timing (nominally 4.096MHz). As with any high-performance sequence. ADC or DAC, a high-quality, low-jitter clock source is essential. A crystal oscillator clock source is **PWDN** recommended. Make sure to avoid excess ringing on
the clock input: keeping the printed circuit board
(PCB) trace short, and using source termination
resistors (20Ω to 50Ω) placed close to the source
end, often helps.
end,

output frequency and amplitude. TDATA is encoded The DAC1280 output as a 1s density bitstream where the DAC1280 output as a 1s density bitstream where the DAC1280 output is proportional to the 1s density. When the 1s density input is 75% (that is, on average, three out of four

Pin Descriptions TDATA bits are '1'), the differential output current is at a positive maximum value; when the 1s density input **GAIN[2:0] Pins** is at 25% (on average, three out of four TDATA bits The DAC1280 output range can be set in 6dB steps,
controlled by three digital inputs. The ranges match
the gains of the [ADS1282](http://focus.ti.com/docs/prod/folders/print/ads1282.html) for testing at all gains.
the gains of the ADS1282 for testing at all gains.
differential outp

NOTE: It is recommended that the DAC and ADC (nominally 256kHz with 4.096MHz master clock), and therefore, the sampling of TDATA can have 16 CLK cycles of the combination of ithe noise-shaped DAC input and if the ratio o

From and IOUTN are the differential current
outputs. The outputs are intended to be used in
conjunction with an external current-to-voltage
converter, as shown in the circuit of [Figure 35.](#page-17-0) Note
that the current-to-voltage TDATA sample to the physical update of the DAC **CLK** output. If SYNC is not used, tie SYNC high. Refer to

TDATA TRATA TRATA TRATA TRATA TRATA TRATA CLK and TRATA inputs to minimize power-supply TDATA is the digital signal input and determines the leakage. To exit power-down mode, take PWDN high.

Table 2. Differential Current Output vs Gain Setting(1)

(1) TDATA 1s density 25%/75%, V_{REF} = 5V, R_{REF} = 30kΩ, external current-to-voltage converter resistors = 2kΩ. Output current and voltage are differential. Excludes the effects of DAC1280 offset, gain and linearity errors, errors in reference voltage, errors caused by external resistors, and errors as a result of external current-to-voltage conversion. See [Figure 27](#page-11-1).

The DAC1280 has two power supplies, analog and digital. The analog supply is $5V$ and can be configured for bipolar operation (with $AVDD = 2.5V$ and AVSS = $-2.5V$), or configured for unipolar operation (with AVDD = 5V and AVSS grounded). The common-mode voltage of the external I/V converter is normally set to the DAC1280 midsupply.

Because AVSS is shared with the reference low terminal, and the analog supply pins draw signal-dependent current, the external reference ground terminal should connect to AVSS using a star **Offset and Gain Error**

DVDD is the digital supply and operates over the range of 1.65V to 3.6V. Bypass the DVDD as well as single device. Typical gain match error is $\pm 0.1\%$.

At power-on, the latter occurrence of DVDD method: exceeding 1V, or (AVDD – AVSS) exceeding 3V, causes an internal power-on reset (POR) to occur. A POR resets the output to zero. After reset, the first sampling of TDATA by the DAC1280 occurs on the Where Max and Min are respectively the maximum
sixth CLK rising edge, as Figure 30 shows.

The total power consumption is the power consumed
by the DAC1280 plus that of the external bandwidth. The dc. fundamental, and harmonic bins current-to-voltage converter. The power consumption
of the DAC1280, in turn, depends on the gain setting.
Table 3 summarizes the DAC1280 power sources including ADC poise DAC1280 poise [Table 3](#page-14-1) summarizes the DAC1280 power sources including ADC noise, DAC1280 noise, consumption.

www.ti.com SBAS432A –APRIL 2010–REVISED SEPTEMBER 2010

Power Supplies Table 3. DAC1280 Power Consumption

connection close to the DAC. This approach helps to
minimize power-supply coupling to the reference
input.
DVDD is the digital supply and operates over the the ferror of gain = 1/1 relative to gains 1/2 to 1/64 of a

the analog supplies with a capacitor (minimum 1μ F).
The power supplies can be sequenced in any order. DAC1280. Drift is calculated using the box calculation DAC1280. Drift is calculated using the box calculation

$$
Drift calculation: \frac{Max - Min}{Temp Range} \quad (ppm/°C)
$$
 (2)

and minimum offset or gain errors (in ppm) recorded over the specified temperature range of –40°C to +85°C.

Noise Performance (SNR)

The DAC1280 achieves excellent signal-to-noise ratio (SNR) performance. The SNR figures were obtained using the circuit of [Figure 35.](#page-17-0) SNR is measured by the ADS1282 over a bandwidth of 0 to 413Hz (with 1ms sampling). The ADC and DAC have **Figure 30. Power-On Sequence** complementing gains for each measurement.

SNR is measured with a signal output of –0.5dBFS **Power Consumption and 31.25Hz, then taking the Fast Fourier** Transformation (FFT) of the ADC data, and voltage and current noise of the external op amp, and thermal noise of the I/V resistors.

If desired, SNR can be improved by decreasing the settling, the I/V filter network is also settling. The 2kΩ I/V feedback resistors and then applying suggested I/V RC components (R = 2kΩ, C = 1nF) correspondingly higher DAC1280 gains. Decreasing result in an I/V time constant of approximately 2μs. correspondingly higher DAC1280 gains. Decreasing the resistor values results in a decrease of the [Figure 32](#page-15-0) shows the composite step response of the maximum output amplitude as shown in [Figure 31,](#page-15-1) circuit in [Figure 35](#page-17-0). SNR versus output amplitude for I/V resistor values of 2kΩ, 1kΩ, and 500Ω. If decreasing the I/V feedback resistor, increase the I/V capacitor proportionally to maintain the same low-pass corner frequency.

DC noise is measured by the ADS1282 with the shaping of the digital modulator may result in rising circuit configuration of Figure 35. The measurement noise versus frequency. This rising noise may limit circuit configuration of [Figure 35.](#page-17-0) The measurement and the versus frequency. This rising noise may limit bandwidth is 413Hz and the ADC is set to a the usable bandwidth to less than the DAC inherent bandwidth is 413Hz and the ADC is set to a complementing gain. The measurement is taken with bandwidth. [Figure 33](#page-15-2) illustrates the DAC1280 a 50% 1s density input that results in a 0V differential frequency response. signal output. DC noise is the standard deviation (RMS, referred to output).

Total Harmonic Distortion (THD)

The DAC1280 achieves excellent THD performance. THD was characterized using the circuit shown in [Figure 35](#page-17-0) and the ADS1282 with complementary ADC gain settings for each DAC gain. Note that a low-distortion op amp for current-to-voltage conversion (such as the [OPA211\)](http://focus.ti.com/docs/prod/folders/print/opa211.html) is essential in order to achieve rated performance.

Settling Time

The settling time of the DAC1280 resulting from a step input change consists of the DAC1280 settling time and the I/V filter settling time. Other filter components used in the DAC signal path may also add to the settling time. **Figure 33. Output Frequency Response**

When a step input is applied to TDATA, the DAC output begins to change. The DAC completely settles in $78\mu s$ (CLK = 4.096MHz). As the DAC output is

Figure 32. DAC1280 Large-Signal Step Response (Noise Removed for Clarity)

Frequency Response

Figure 31. SNR vs Output Amplitude The DAC1280 low-pass filters the bitstream input, resulting in a sinc2 frequency response profile with the first notch (zero) located at f_{CLK}/160 (25.6kHz with **DC Noise CLK** = 4.096MHz). However, the aspect of noise

www.ti.com SBAS432A –APRIL 2010–REVISED SEPTEMBER 2010

The DAC1280 drives the ADS1282s and the geophone sensors for testing. The DAC signal can be routed through the ADS1282 input mux to the

Seismic System
 Seismic System
 Giaure 24 illustrates on exemple of a three shannel and property. The DAC input signal is sourced from a [Figure 34](#page-16-0) illustrates an example of a three-channel
seismic measurement system that consists of the
DAC1280 and three [ADS1282s.](http://focus.ti.com/docs/prod/folders/print/ads1282.html)
modulator implemented in an FPGA.
modulator implemented in an FPGA.

Figure 34. Three-Channel Seismic System Block Diagram

[Figure 35](#page-17-0) shows a basic connection of the DAC1280,
with an external op amp current-to-voltage converter.
Bipolar analog supplies are shown $(\pm 2.5V)$.
Single-supply operation (+5V) is also possible by
grounding AVSS; for current-to-voltage converter noninverting terminals to Two [OPA211](http://focus.ti.com/docs/prod/folders/print/opa211.html)s and R_A , R_B implement the midsupply.

current-to-voltage converter. R_A and R_B scale the

recommended for operation with the DAC1280, such
as the [REF5050](http://focus.ti.com/docs/prod/folders/print/ref5050.html). The [REF5045](http://focus.ti.com/docs/prod/folders/print/ref5045.html) or [REF02](http://focus.ti.com/docs/prod/folders/print/ref02.html) are also
suitable, depending on the end system SNR
requirements. The REF5045 operates from a
minimum 5V power supply; the REF5050 operat optional reference RC filter reduces broadband reference noise. Using the filter network, loading of the VREF input results in –0.5% gain error. The

+2.8V

 $1 \mu F$

 $1 \text{k}\Omega^{(2)}$

 $100 \mu F$ (2)

 $1 \mu F$

Basic Connection reference bias resistor is a 31.6kΩ precision resistor.

current-to-voltage converter. R_A and R_B scale the A low-noise, low-drift, precision reference is DAC current output to a voltage output. 1nF

recommended for operation with the DAC1280, such recistors filter the DAC sampling noise, and 50Ω

> $2k\Omega^{(1)}$ R_A

Texas Instruments

REF5050 **P** W R

 $100\Omega^{(2)}$

www.ti.com 10-Dec-2020

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

TEXAS

Pin1

TAPE AND REEL INFORMATION

STRUMENTS

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

www.ti.com www.ti.com 3-Jun-2022

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

TEXAS NSTRUMENTS

www.ti.com www.ti.com 3-Jun-2022

TUBE

B - Alignment groove width

*All dimensions are nominal

PACKAGE OUTLINE

PW0016A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0016A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0016A TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated