T-45-23-05



9316/DM9316 Synchronous 4-Bit Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 9316 is a 4-bit binary counter. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enables inputs and internal gating. This mode of operating eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.


These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable input. Low-to-high transitions at the load input are perfectly acceptable regardless of the logic levels on the clock or enable inputs. The clear function is asynchronous and a low level at the clear input sets of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed-forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs may occur regardless of the logic level in the clock.

Features

- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical clock frequency 35 MHz
- Pin-for-pin replacements popular 54/74 counters 5416A/7416A (binary)
- Alternate Military/Aerospace device (9316) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 9316DMQB, 9316FMQB, DM9316J DM9316W or DM9316N See NS Package Number J16A, N16E or W16A TL/F/6606-1

4-280

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage Input Voltage 5,5V

Operating Free Air Temperature Range Military

-55°C to +125°C Commercial 0°C to +70°C -65°C to +150°C

Storage Temperature Range

T-45-23-05

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaran-teed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter Supply Voltage		Military			Commercial			Units
			Min	Nom	Max	Min	Nom	Max	Units
Vcc			4.5	5	5.5	4.75	5	5.25	٧
ViH	High Level Input Voltage		2			2			V
V _{IL}	Low Level Input Voltage				0.8			0.8	V
ОН	High Level Outp	ut Current			-0.8			-0.8	mA
lor.	Low Level Outp	ut Current			16			16	mA
fclk	Clock Frequency (Note 6)		0		25	0		25	MHz
tw	Pulse Width (Note 6)	Clock	25			25			ns
		Clear	20			20			
tsu	Setup Time (Note 6)	Data	20			20			ns
		Enable P	20	Ì		20			
		Load	25			25			
		Clear	20			20			
tH	Any Hold Time (Notes 1 & 6)		. 0			0			ns
TA	Free Air Operating Temperature		-55		125	0	•	70	°C

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Con	ditions	Min	Typ (Note 2)	Max	Units	
Vį	Input Clamp Voltage	V _{CC} = Min, I ₁ =	= -12 mA			-1.5	V	
VOH	High Level Output Voltage	V _{CC} = Min, I _{OI} V _{IL} = Max, V _{II}	2.4	3.4		٧		
VOL	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min, V_{IL}$	= Max = Max		0.2	0.4	٧	
=	Input Current @ Max Input Voltage	V _{CC} = Max, V _I	= 5.5V			1	mA	
₹IH	High Level Input	V _{CC} = Max V _I = 2.4 V	Clock			80	μА.	
	Current		Enable T			80		
			Other			40	1	
1 _{IL}	Low Level Input	V _{CC} = Max V _I = 0.4V	Clock			-3.2	μΑ	
	Current	$V_i = 0.4V$	Enable T			-3.2		
			Other			-1.6	,	
los	Short Circuit	V _{CC} = Max	MIL	-20	·	-57	mA	
	Output Current	(Note 3)	СОМ	-18		-57		
Іссн .	Supply Current with	V _{CC} = Max	MIL		59	85	mA	
	Outputs High	(Note 4)	COM		59	94		
ICCL	Supply Current with	V _{CC} = Max	MIL		63	91	mA	
	Outputs Low	(Note 5)	COM		63	101		

Note 1: The minimum HOLD time is as specified or as long as the CLOCK input takes to rise from 0.8V to 2V, whichever is longer.

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time.


Note 4: ICCH is measured with the LOAD input high, then again with the LOAD input low, with all other inputs high and all outputs open,

Note 5: ICCL is measured with the CLOCK input high, then again with the CLOCK input low, with all other inputs low and all outputs open.


Note 8: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

NATIONAL SEMICOND (LOGIC) 31E D - 6501122 0070704 T -

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load) From (Input) $\mathrm{R_L} = 400\Omega, \mathrm{C_L} = 15\,\mathrm{pF}$ **Symbol Parameter** To (Output) Min Max MHz f_{MAX} Maximum Clock Frequency **Propagation Delay Time** Clock **t**PLH 27 ns Low to High Level Output to RC Clock t_{PHL} **Propagation Delay Time** 24 ns High to Low Level Output to RC **Propagation Delay Time** Clock **t**PLH 20 ns Low to High Level Output to Q **Propagation Delay Time** Clock **t**PHL 23 ns High to Low Level Output to Q Propagation Delay Time Clock t_{PLH} 21 ns Low to High Level Output to Q Propagation Delay Time Clock tpHL 25 ns High to Low Level Output to Q Propagation Delay Time **ENT** tPLH 15 ns Low to High Level Output to RC t_{PHL} Propagation Delay Time **ENT** 16 ns High to Low Level Output to RC Propagation Delay Time Clear t_{PHL} 36 ns High to Low Level Output to Q








Note A: The input pulses are supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, Z_{QUT} ≈ 50Ω, t_t ≤ 10 ns, t_t ≤ 10 ns. Vary PRR to measure t_{MAX}.

Note B: Outputs Q_D and carry are tested at t_{n+18} for 9316/8316, where t_n is the bit time when all outputs are low. Note C: $V_{REF} = 1.5V$.

4

TL/F/6606-4




Parameter Measurement Information (Continued)

T-45-23-05

TL/F/6606-5





Note A: The input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, Z_{OUT} ≈ 50Ω, t_f ≤ 10 ns, t_f ≤ 10 ns. Note B: Enable P and Enable T setup times are measured at $t_{n\,+\,18}$ for 8316/9316. Note C: V_{REF} = 1.5V.