# **MOSFET** - Power, Single P-Channel POWERTRENCH®

-40 V, -100 A, 4.4 m $\Omega$ 

# FDD9507L-F085

#### **Features**

- Typical  $R_{DS(on)} = 3.3 \text{ m}\Omega$  at  $V_{GS} = -10 \text{ V}$ ,  $I_D = -80 \text{ A}$
- Typical  $G_{g(tot)}$  = 110 nC at  $V_{GS}$  = -10 V,  $I_D$  = -80 A
- UIS Capability
- Qualified to AEC Q101
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

### **Applications**

- Automotive Engine Control
- PowerTrain Management
- Solenoid and Motor Drivers
- Electrical Power Steering
- Integrated Starter/Alternator
- Distributed Power Architectures and VRM
- Primary Switch for 12 V Systems

#### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Value	Unit	
V <sub>DSS</sub>	Drain-to-Source Voltage	-40	V	
$V_{GS}$	Gate-to-Source Voltage	±16	V	
Ι <sub>D</sub>	Drain Current – Continuous, (V <sub>GS</sub> = -10 V) T <sub>C</sub> = 25°C (Note 1)	-100	Α	
	Pulsed Drain Current, T <sub>C</sub> = 25°C	(See Figure 4)	Α	
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 2)	259	mJ	
P <sub>D</sub>	Power Dissipation	227	W	
	Derate Above 25°C	1.52	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to +175	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Current is limited by bondwire configuration.
- 2. Starting  $T_J=25^{\circ}C$ , L=0.1 mH,  $I_{AS}=-72$  A,  $V_{DD}=-40$  V during inductor charging and  $V_{DD}=0$  V during time in avalanche.




## ON Semiconductor®

#### www.onsemi.com

V <sub>DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
-40 V	4.4 mΩ @ –10 V	-100 A	




**P-CHANNEL MOSFET** 



DPAK3 (TO-252) CASE 369AS

#### **MARKING DIAGRAM**



- \$Y = ON Semiconductor Logo &Z = Assembly Plant Code
- &Z = Assembly Plant Code &3 = Numeric Date Code
- &K = Lot Code
- FDD9507L = Specific Device Code

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 6 of this data sheet.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	0.66	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient (Note 3)	52	

R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design, while R<sub>θJA</sub> is determined by the board design. The maximum rating presented here is based on mounting on a 1 in<sup>2</sup> pad of 2oz copper.


# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHARA	ACTERISTICS	•		-	-	-
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-40	-	-	V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	$V_{DS} = -40 \text{ V}, V_{GS} = 0 \text{ V}$ $T_{J} = 25^{\circ}\text{C}$ $T_{J} = 175^{\circ}\text{C (Note 4)}$	<u>-</u> -	_ _	1	μA mA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>GS</sub> = ±16 V	-	-	±100	nA
ON CHARA	CTERISTICS					-
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	-1	-2	-3	V
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = -4.5 \text{ V}, I_D = -80 \text{ A}, T_J = 25^{\circ}\text{C}$	-	4.9	7.2	mΩ
		$V_{GS} = -10 \text{ V}, I_D = -80 \text{ A}$ $T_J = 25^{\circ}\text{C}$ $T_J = 175^{\circ}\text{C (Note 4)}$	- -	3.3 5.3	4.4 7.1	
OYNAMIC C	HARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	6250	-	pF
C <sub>oss</sub>	Output Capacitance			2640	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			61	-	pF
$R_g$	Gate Resistance	f = 1 MHz	-	19.3	-	Ω
Q <sub>g(tot)</sub>	Total Gate Charge	$V_{GS} = 0 \text{ V to } -10 \text{ V}, V_{DD} = -20 \text{ V}, I_D = -80 \text{ A}$	-	100	130	nC
Q <sub>g(-4.5)</sub>	Total Gate Charge	$V_{GS}$ = 0 V to -4.5 V, $V_{DD}$ = -20 V, $I_D$ = -80 A	-	46	-	nC
Q <sub>g(th)</sub>	Threshold Gate Charge	$V_{GS} = 0 \text{ V to } -2 \text{ V}, V_{DD} = -20 \text{ V}, I_D = -80 \text{ A}$	-	13	-	nC
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = -20 V, I <sub>D</sub> = -80 A	-	22	-	nC
$Q_{gd}$	Gate to Drain "Miller" Charge	V <sub>DD</sub> = -20 V, I <sub>D</sub> = -80 A	-	13	-	nC
SWITCHING	CHARACTERISTICS					
t <sub>on</sub>	Turn-On Time	$V_{DD} = -20 \text{ V}, I_D = -80 \text{ A}, V_{GS} = -10 \text{ V},$	-	-	21	ns
t <sub>d(on)</sub>	Turn-On Delay	$R_{GEN} = 6 \Omega$	-	10	-	ns
t <sub>r</sub>	Rise Time		-	6	-	ns
t <sub>d(off)</sub>	Turn-Off Delay			400	-	ns
t <sub>f</sub>	Fall Time			132	_	ns
t <sub>off</sub>	Turn-Off Time			_	710	ns
DRAIN-SOU	RCE DIODE CHARACTERISTICS					
$V_{SD}$	Source to Drain Diode Forward Voltage	I <sub>SD</sub> = -80 A, V <sub>GS</sub> = 0 V	-	-0.9	-1.3	V
		I <sub>SD</sub> = -40 A, V <sub>GS</sub> = 0 V	-	-0.85	-1.2	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = -80 A, dI <sub>SD</sub> /dt = 100 A/μs	-	87	113	ns
Q <sub>rr</sub>	Reverse Recovery Charge	1	_	115	150	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

<sup>4.</sup> The maximum value is specified by design at  $T_J = 175$ °C. Product is not tested to this condition in production.

#### **TYPICAL CHARACTERISTICS**



200 CURRENT LIMITED V<sub>GS</sub> = -10 V BY SILICON -ID, DRAIN CURRENT (A) 160 120 80 **CURRENT LIMITED** BY PACKAGE 40 0 25 100 125 150 175 T<sub>C</sub>, CASE TEMPERATURE(°C)

Figure 1. Normalized Power Dissipation vs. Case Temperature

Figure 2. Maximum Continuous Drain Current vs.

Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

#### TYPICAL CHARACTERISTICS

300





Figure 5. Forward Bias Safe Operating Area






Figure 7. Transfer Characteristics




Figure 8. Forward Diode Characteristics




Figure 9. Saturation Characteristics




Figure 10. Saturation Characteristics

#### **TYPICAL CHARACTERISTICS**




Figure 11. R<sub>DS(on)</sub> vs. Gate Voltage




Figure 13. Normalized Gate Threshold Voltage vs. Temperature




Figure 15. Capacitance vs. Drain to Source Voltage




Figure 12. Normalized R<sub>DS(on)</sub> vs. Junction Temperature




Figure 14. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 16. Gate Charge vs. Gate to Source Voltage

#### **ORDERING INFORMATION**

Device	Marking	Package	Reel Size	Tape Width	Quantity
FDD9507L-F085	FDD9507L	DPAK3 (TO-252) (Pb-Free / Halogen Free)	13″	16 mm	2500 Units

h3

3

 $-\Box$ 

L3

Æ

L4





C

(z)

# **DPAK3 (TO-252 3 LD)**CASE 369AS **ISSUE A**

**DATE 28 SEP 2022** 

NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC, TO-252,
- ISSUE C, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- D) SUPPLIER DEPENDENT MOLD LOCKING HOLES OR CHAMFERED CORNERS OR EDGE PROTRUSION.
- FOR DIODE PRODUCTS, L4 IS 0.25 MM MAX.
- F) DIMENSIONS ARE EXCLUSIVE OF BURRS,
- MOLD FLASH AND TIE BAR EXTRUSIONS.
- G) LAND PATTERN RECOMMENDATION IS BASED ON IPC7351A STD TO228P991X239-3N.


DIM

Α

L

11

L2



A1 0.127 0.00 0.89 b 0.64 0.77 b2 0.76 0.95 1.14 b3 5.21 5.34 5.46 0.61 С 0.45 0.53 c2 0.45 0.52 0.58 D 5.97 6.10 6.22 D1 5.21 Ε 6.35 6.54 6.73 E1 2.286 BSC е e1 4.572 BSC Н 9.40 9.91 10.41

1.40

1.59

2 90 RFF

0.51 BSC

1.78

MIN.


2.18


MILLIMETERS


NOM. MAX.

2.39

**DETAIL A** (ROTATED -90°) SCALE: 12X







#### **GENERIC MARKING DIAGRAM\***

XXXXXX XXXXXX **AYWWZZ** 

XXXX = Specific Device Code

= Assembly Location Α

WW = Work Week

= Assembly Lot Code 77

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

#### LAND PATTERN RECOMMENDATION

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13810G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK3 (TO-252 3 LD)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales