

## TPS386000-Q1 Quad Supply Voltage Supervisors With Programmable Delay and Watchdog Timer

### 1 Features

- Qualified for Automotive Applications
- AEC Q100 Test Guidance With the Following Results:
  - Device Temperature Grade 1:  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C4B
- Four Complete SVS Modules on one Silicon Platform
- Programmable Delay Time: 1.4 ms to 10 s
- Very Low Quiescent Current: 12  $\mu\text{A}$  Typical
- Threshold Accuracy: 0.25% Typical
- SVS-1: Manual Reset ( $\overline{\text{MR}}$ ) Input
- SVS-1, 2, 3: Adjustable Threshold Down to 0.4 V
- SVS-4:
  - Adjustable Threshold at Any Positive or Negative Voltage with VREF (1.2 V)
  - Window Comparator
- Watchdog Timer with Dedicated Output
- Well-Controlled  $\overline{\text{RESETn}}$  Output During Power-Up
- Open-Drain  $\overline{\text{RESETn}}$  and  $\overline{\text{WDO}}$
- Package: 4-mm x 4-mm, 20-pin VQFN

### 2 Applications

- Automotive
  - Front Camera, Surround View, Long-Range Radar, and Short-Range Radar

### 3 Description

The TPS386000-Q1 family of voltage supervisors can monitor four power rails that are greater than 0.4 V and one power rail less than 0.4 V (including negative voltage) with a 0.25% (typical) threshold accuracy. Each of the four supervisory circuits (SVS- $n$ ) assert a  $\overline{\text{RESETn}}$  or  $\overline{\text{RESETn}}$  output signal when the  $\text{SENSEm}$  input voltage drops below the programmed threshold. With external resistors, the threshold of each SVS- $n$  can be programmed (where  $n = 1, 2, 3, 4$  and  $m = 1, 2, 3, 4\text{L}, 4\text{H}$ ).

Each SVS- $n$  has a programmable delay before releasing  $\overline{\text{RESETn}}$  or  $\overline{\text{RESETn}}$ . The delay time can be set from 1.4 ms to 10 s through the CT $n$  pin connection. Only SVS-1 has an active-low manual reset ( $\overline{\text{MR}}$ ) input; a logic-low input to  $\overline{\text{MR}}$  asserts  $\overline{\text{RESET1}}$  or  $\overline{\text{RESET1}}$ .

SVS-4 monitors the threshold window using two comparators. The extra comparator can be configured as a fifth SVS to monitor negative voltage with voltage reference output VREF.


The TPS386000-Q1 device has a very low quiescent current of 12  $\mu\text{A}$  (typical) and is available in a small, 4-mm x 4-mm, VQFN-20 package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS38600-Q1	VQFN (20)	4.00 mm x 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### TPS386000-Q1 Typical Application Circuit



## Table of Contents

<b>1 Features</b> .....	1	8.2 Functional Block Diagram .....	16
<b>2 Applications</b> .....	1	8.3 Feature Description .....	17
<b>3 Description</b> .....	1	8.4 Device Functional Modes .....	19
<b>4 Revision History</b> .....	2	<b>9 Application and Implementation</b> .....	21
<b>5 Pin Configuration and Functions</b> .....	3	9.1 Application Information .....	21
<b>6 Specifications</b> .....	4	9.2 Typical Application .....	23
6.1 Absolute Maximum Ratings .....	4	<b>10 Power Supply Recommendations</b> .....	24
6.2 ESD Ratings .....	4	<b>11 Layout</b> .....	24
6.3 Recommended Operating Conditions .....	5	11.1 Layout Guidelines .....	24
6.4 Thermal Information .....	5	11.2 Layout Example .....	25
6.5 Electrical Characteristics .....	5	<b>12 Device and Documentation Support</b> .....	26
6.6 Timing Requirements .....	6	12.1 Documentation Support .....	26
6.7 Switching Characteristics .....	6	12.2 Community Resources .....	26
6.8 Typical Characteristics .....	11	12.3 Trademarks .....	26
<b>7 Parametric Measurement information</b> .....	14	12.4 Electrostatic Discharge Caution .....	26
<b>8 Detailed Description</b> .....	15	12.5 Glossary .....	26
8.1 Overview .....	15	<b>13 Mechanical, Packaging, and Orderable Information</b> .....	26


## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (October 2013) to Revision B	Page
• Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. ....	1
• Changed all references of $V_{CC}$ (and $I_{CC}$ ) to $V_{DD}$ ( and $I_{DD}$ ) throughout the document .....	3
• Changed ITN to IT– and ITP to IT+ throughout .....	3
• Changed $V_{HYSN}$ to $V_{HYS-}$ and $V_{HYS+}$ to $V_{HYS+}$ .....	5
• Moved timing and switching parameters ( $t_W$ , $t_D$ , $t_{WDT}$ ) from the Electrical Characteristics table to the respective Timing Requirements and Switching Characteristics tables .....	6
• Deleted Test Circuit section .....	14
• Deleted references to push-pull reset and active-high outputs .....	17
• Changed Truth Tables to Device Functional Modes section .....	19

Changes from Original (September 2010) to Revision A	Page
• Added AEC Q100 text to features which includes ambient operating temperature range, HBM and CDM classification levels .....	1
• Deleted Latch-up performance text from ABSOLUTE MAXIMUM RATINGS table .....	4
• Added ESD ratings for HBM and CDM to ABSOLUTE MAXIMUM RATINGS table .....	4

## 5 Pin Configuration and Functions



NC = No internal connection

### Pin Functions

PIN		I/O	DESCRIPTION	
NAME	NO.			
CT1	5	—	Reset delay programming pin for SVS-1	Connecting this pin to $V_{DD}$ through a 40-k $\Omega$ to 200-k $\Omega$ resistor, or leaving it open, selects a fixed delay time (see the <a href="#">Electrical Characteristics</a> ). Connecting a capacitor > 220 pF between this pin and GND selects the programmable delay time (see the <a href="#">Reset Delay Time</a> section).
CT2	4	—	Reset delay programming pin for SVS-2	
CT3	3	—	Reset delay programming pin for SVS-3	
CT4	2	—	Reset delay programming pin for SVS-4	
GND	12	—	Ground	
$\overline{MR}$	1	I	Manual reset input for SVS-1. Logic low level of this pin asserts $\overline{RESET1}$ or RESET1.	
NC	11	—	Not connected. TI recommends to connect this pin to the GND pin (pin 12), which is next to this pin.	
$\overline{RESET1}$	15	O	Active low reset output of SVS-1	$\overline{RESETn}$ is an open-drain output pin. When $\overline{RESETn}$ is asserted, this pin remains in a low-impedance state. When $\overline{RESETn}$ is released, this pin goes to a high-impedance state after the delay time programmed by CTn.
$\overline{RESET2}$	16	O	Active low reset output of SVS-2	
$\overline{RESET3}$	17	O	Active low reset output of SVS-3	
$\overline{RESET4}$	18	O	Active low reset output of SVS-4	
SENSE1	10	I	Monitor voltage input to SVS-1	When the voltage at this terminal drops below the threshold voltage ( $V_{IT-}$ ), $\overline{RESET1}$ is asserted.
SENSE2	9	I	Monitor voltage input to SVS-2	When the voltage at this terminal drops below the threshold voltage ( $V_{IT-}$ ), $\overline{RESET2}$ is asserted.
SENSE3	8	I	Monitor voltage input to SVS-3	When the voltage at this terminal drops below the threshold voltage ( $V_{IT-}$ ), $\overline{RESET3}$ is asserted.
SENSE4L	7	I	Falling monitor voltage input to SVS-4. When the voltage at this terminal drops below the threshold voltage ( $V_{IT-}$ ), $\overline{RESET4}$ or RESET4 is asserted.	
SENSE4H	6	I	Rising monitor voltage input to SVS-4. When the voltage at this terminal exceeds the threshold voltage ( $V_{IT+}$ ), $\overline{RESET4}$ or RESET4 is asserted. This pin can also be used to monitor the negative voltage rail in combination with VREF pin.	

**Pin Functions (continued)**

PIN		I/O	DESCRIPTION
NAME	NO.		
V <sub>DD</sub>	14	I	Supply voltage. TI recommends connecting a 0.1- $\mu$ F ceramic capacitor close to this pin.
VREF	13	O	Reference voltage output. By connecting a resistor network between this pin and the negative power rail, SENSE4H can monitor the negative power rail. This pin is intended to only source current into resistor(s). Do not connect only capacitors and do not connect resistor(s) to a higher voltage than this pin.
WDI	20	I	Watchdog timer (WDT) trigger input. Inputting either a positive or negative logic edge every 610 ms (typical) prevents WDT time out at the $\overline{\text{WDO}}$ or WDO pin. Timer starts from releasing event of RESET1 or RESET1.
$\overline{\text{WDO}}$	19	O	Watchdog timer output. This is an open-drain output pin. When WDT times out, this pin goes to a low-impedance state to GND. If there is no WDT timeout, this pin stays in a high-impedance state.
(Thermal Pad)	(PAD)	—	This is the IC substrate. This pad must be connected only to GND or to the floating thermal pattern on the printed circuit board (PCB).

## 6 Specifications

### 6.1 Absolute Maximum Ratings

 Over operating junction temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Voltage	Input, V <sub>DD</sub>	-0.3	7	V
	CT pin, V <sub>CT1</sub> , V <sub>CT2</sub> , V <sub>CT3</sub> , V <sub>CT4</sub>	-0.3	V <sub>DD</sub> + 0.3	
	V <sub>RESET1</sub> , V <sub>RESET2</sub> , V <sub>RESET3</sub> , V <sub>RESET4</sub> , V <sub>MR</sub> , V <sub>SENSE1</sub> , V <sub>SENSE2</sub> , V <sub>SENSE3</sub> , V <sub>SENSE4L</sub> , V <sub>SENSE4H</sub> , V <sub>WDI</sub> , V <sub>WDO</sub>	-0.3	7	
Current	RESETn, RESETn, $\overline{\text{WDO}}$ , WDO, VREF pin current		5	mA
Power Dissipation	Continuous total	See <a href="#">Thermal Information Table</a> .		
Temperature	Operating virtual junction, T <sub>J</sub> <sup>(2)</sup>	-40	150	°C
	Operating ambient, T <sub>A</sub>	-40	125	
	Storage, T <sub>stg</sub>	-65	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that T<sub>J</sub> = T<sub>A</sub>.

### 6.2 ESD Ratings

		VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	
		Charged-device model (CDM), per AEC Q100-011	All pins	±500
			Corner pins (1, 5, 6, 10, 11, 15, 16)	±750

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	1.8		6.5	V
	Reset delay programming	CT1, CT2, CT3, CT4		V <sub>DD</sub>	V
	Manual reset input	MR		V <sub>DD</sub>	V
	Watchdog timer trigger input WDI			V <sub>DD</sub>	V
T <sub>A</sub>	Operating free-air temperature	–40		125	°C
T <sub>J</sub>	Operating junction temperature	–40		150	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPS386000-Q1	UNIT
		RGP (VQFN)	
		20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	50.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	1.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	21.0	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	42.8	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	8.8	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	21.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

### 6.5 Electrical Characteristics

Over the operating temperature range of T<sub>J</sub> = –40°C to +125°C, 1.8 V < V<sub>DD</sub> < 6.5 V, R<sub>RESETn</sub> (n = 1, 2, 3, 4) = 100 kΩ to V<sub>DD</sub>, C<sub>RESETn</sub> (n = 1, 2, 3, 4L, 4H) = 50 pF to GND, R<sub>WDO</sub> = 100 kΩ to V<sub>DD</sub>, C<sub>WDO</sub> = 50 pF to GND, V<sub>MR</sub> = 100 kΩ to V<sub>DD</sub>, WDI = GND, and CTn (n = 1, 2, 3, 4) = open, unless otherwise noted. Typical values are at T<sub>J</sub> = 25°C.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>DD</sub>	Input supply range		1.8		6.5	V	
I <sub>DD</sub>	Supply current (current into VDD pin)	V <sub>DD</sub> = 3.3 V, $\overline{\text{RESETn}}$ or RESETn not asserted, WDI toggling <sup>(1)</sup> , no output load, and VREF open		11	19	μA	
		V <sub>DD</sub> = 6.5 V, $\overline{\text{RESETn}}$ or RESETn not asserted, WDI toggling <sup>(1)</sup> , no output load, and VREF open		13	22		
	Power-up reset voltage <sup>(2)(3)</sup>	V <sub>OL</sub> (max) = 0.2 V, I <sub>RESETn</sub> = 15 μA			0.9	V	
V <sub>IT–</sub>	Negative-going input threshold voltage	SENSE1, SENSE2, SENSE3, SENSE4L	396	400	404	mV	
V <sub>IT+</sub>	Positive-going input threshold voltage	SENSE4H	396	400	404	mV	
V <sub>HYS–</sub>	Hysteresis (positive-going) on V <sub>IT–</sub>	SENSE1, SENSE2, SENSE3, SENSE4L		3.5	10	mV	
V <sub>HYS+</sub>	Hysteresis (negative-going) on V <sub>IT+</sub>	SENSE4H		3.5	10	mV	
I <sub>SENSE</sub>	Input current at SENSEm pin	V <sub>SENSEm</sub> = 0.42 V	–25	±1	+25	nA	
I <sub>CT</sub>	CTn pin charging current	CT1	C <sub>CT1</sub> > 220 pF, V <sub>CT1</sub> = 0.5 V <sup>(4)</sup>	245	300	355	nA
		CT2, CT3, CT4	C <sub>CTn</sub> > 220 pF, V <sub>CTn</sub> = 0.5 V <sup>(4)</sup>	235	300	365	
V <sub>TH(CTn)</sub>	CTn pin threshold	C <sub>CTn</sub> > 220 pF	1.18	1.238	1.299	V	
V <sub>IL</sub>	$\overline{\text{MR}}$ and WDI logic low input		0		0.3 × V <sub>DD</sub>	V	

- (1) Toggling WDI for a period less than t<sub>WDT</sub> negatively affects I<sub>DD</sub>.

- (2) These specifications are beyond the recommended V<sub>DD</sub> range, and only define  $\overline{\text{RESETn}}$  or RESETn output performance during V<sub>DD</sub> ramp up.

- (3) The lowest supply voltage (V<sub>DD</sub>) at which  $\overline{\text{RESETn}}$  or RESETn becomes active; t<sub>RISE</sub>(V<sub>DD</sub>) ≥ 15 μs/V.

- (4) CTn (where n = 1, 2, 3, or 4) are constant current charging sources working from a range of 0 V to V<sub>TH(CTn)</sub>, and the device is tested at V<sub>CTn</sub> = 0.5 V. For I<sub>CT</sub> performance between 0V and V<sub>TH(CTn)</sub>, see [Figure 26](#).

## Electrical Characteristics (continued)

Over the operating temperature range of  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $1.8\text{ V} < V_{DD} < 6.5\text{ V}$ ,  $R_{\text{RESET}n}$  ( $n = 1, 2, 3, 4$ ) = 100 k $\Omega$  to  $V_{DD}$ ,  $C_{\text{RESET}n}$  ( $n = 1, 2, 3, 4L, 4H$ ) = 50 pF to GND,  $R_{\text{WDO}} = 100\text{ k}\Omega$  to  $V_{DD}$ ,  $C_{\text{WDO}} = 50\text{ pF}$  to GND,  $V_{\text{MR}} = 100\text{ k}\Omega$  to  $V_{DD}$ ,  $\text{WDI} = \text{GND}$ , and  $\text{CT}n$  ( $n = 1, 2, 3, 4$ ) = open, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$ .

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{IH}}$	$\overline{\text{MR}}$ and WDI logic high input		$0.7 \times V_{DD}$			V
$V_{\text{OL}}$	Low-level $\overline{\text{RESET}n}$ or $\text{RESET}n$ output voltage	$I_{\text{OL}} = 1\text{ mA}$			0.4	V
		$\text{SENSE}n = 0\text{V}$ , $1.3\text{ V} < V_{DD} < 1.8\text{ V}$ , $I_{\text{OL}} = 0.4\text{ mA}^{(2)}$			0.3	
	Low-level WDO output voltage	$I_{\text{OL}} = 1\text{ mA}$			0.4	
$I_{\text{LKG}}$	$\overline{\text{RESET}n}$ , $\text{RESET}n$ , $\overline{\text{WDO}}$ , and WDO leakage current	$V_{\text{RESET}n} = 6.5\text{ V}$ , $\overline{\text{RESET}n}$ , $\text{RESET}n$ , $\overline{\text{WDO}}$ , and WDO are logic high	-300		300	nA
$V_{\text{REF}}$	Reference voltage output	$1\text{ }\mu\text{A} < I_{\text{VREF}} < 0.2\text{ mA}$ (source only, no sink)	1.18	1.20	1.22	V
$C_{\text{IN}}$	Input pin capacitance	$\text{CT}n$ : 0 V to $V_{DD}$ , other pins: 0 V to 6.5 V		5		pF

## 6.6 Timing Requirements

Over operating temperature range of  $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $1.8\text{ V} < V_{DD} < 6.5\text{ V}$ ,  $R_{\text{RESET}n}$  ( $n = 1, 2, 3, 4$ ) = 100 k $\Omega$  to  $V_{DD}$ ,  $C_{\text{RESET}n}$  ( $n = 1, 2, 3, 4L, 4H$ ) = 50 pF to GND,  $R_{\text{WDO}} = 100\text{ k}\Omega$  to  $V_{DD}$ ,  $C_{\text{WDO}} = 50\text{ pF}$  to GND,  $V_{\text{MR}} = 100\text{ k}\Omega$  to  $V_{DD}$ ,  $\text{WDI} = \text{GND}$ , and  $\text{CT}n$  ( $n = 1, 2, 3, 4$ ) = open, unless otherwise noted. Nominal values are at  $T_J = 25^{\circ}\text{C}$ .


		MIN	NOM	MAX	UNIT
$t_{\text{W}}$	Input pulse width to $\text{SENSE}m$ and $\overline{\text{MR}}$ pins	SENSEm: $1.05\text{ V}_{\text{IT-}} \rightarrow 0.95\text{ V}_{\text{IT-}}$ or $0.95\text{ V}_{\text{IT+}} \rightarrow 1.05\text{ V}_{\text{IT+}}$		4	$\mu\text{s}$
		$\overline{\text{MR}}$ : $0.7\text{ V}_{DD} \rightarrow 0.3\text{ V}_{DD}$		1	ns

## 6.7 Switching Characteristics

Over operating temperature range of  $T_J = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $1.8\text{ V} < V_{DD} < 6.5\text{ V}$ ,  $R_{\text{RESET}n}$  ( $n = 1, 2, 3, 4$ ) = 100 k $\Omega$  to  $V_{DD}$ ,  $C_{\text{RESET}n}$  ( $n = 1, 2, 3, 4L, 4H$ ) = 50 pF to GND,  $R_{\text{WDO}} = 100\text{ k}\Omega$  to  $V_{DD}$ ,  $C_{\text{WDO}} = 50\text{ pF}$  to GND,  $V_{\text{MR}} = 100\text{ k}\Omega$  to  $V_{DD}$ ,  $\text{WDI} = \text{GND}$ , and  $\text{CT}n$  ( $n = 1, 2, 3, 4$ ) = open, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}\text{C}$ .


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{D}}$	$\overline{\text{RESET}n}$ or $\text{RESET}n$ delay time	$\text{CT}n = \text{Open}$	14	20	24	ms
		$\text{CT}n = V_{DD}$	225	300	375	
$t_{\text{WDT}}$	Watchdog timer time-out period <sup>(1)</sup>		450	600	750	ms

(1) Start from  $\overline{\text{RESET}1}$  or  $\text{RESET}1$  release or last WDI transition.




NOTE: The TPS386000-Q1 is shown here using  $\overline{\text{RESETn}}$ .

**Figure 1. SVS-1 Timing Diagram**



NOTE: The TPS386000-Q1 is shown here using  $\overline{RESETn}$ .


**Figure 2. SVS-2 Timing Diagram**



NOTE: The TPS386000-Q1 is shown here using  $\overline{RESETn}$ .


**Figure 3. SVS-3 Timing Diagram**





NOTE: The TPS386000-Q1 is shown here using  $\overline{\text{RESETn}}$ .

**Figure 4. SVS-4 Timing Diagram**



NOTE: The TPS386000-Q1 is shown here using  $\overline{\text{RESETn}}$  and  $\overline{\text{WDO}}$ .

**Figure 5. WDT Timing Diagram**

### 6.8 Typical Characteristics

At  $T_A = +25^\circ\text{C}$ , and  $V_{DD} = 3.3\text{ V}$ , unless otherwise noted.




Figure 6. TPS386000-Q1 Supply Current vs Supply Voltage




Figure 7. TPS386000-Q1 RESETrn Timeout Period vs CTn




Figure 8. TPS386000-Q1 RESETrn Timeout Period vs Temperature (CTn = Open)





Figure 9. TPS386000-Q1 RESETrn Timeout Period vs Temperature (CTn = V<sub>DD</sub>)



These curves contain variance of capacitor values

Figure 10. TPS386000-Q1 RESETrn Timeout Period vs Temperature (CTn = 0.1 µF)





Figure 11. TPS386000-Q1 WDO Timeout Period vs Temperature

Typical Characteristics (continued)

At  $T_A = +25^\circ\text{C}$ , and  $V_{DD} = 3.3\text{ V}$ , unless otherwise noted.



See Figure 5 for the measurement technique.

Figure 12. TPS386000-Q1 SENSEn Minimum Pulse Width vs SENSEn Threshold Overdrive Voltage




Figure 13. TPS386000-Q1 SENSE1 Threshold Voltage vs Temperature




Figure 14. TPS386000-Q1 SENSE2 Threshold Voltage vs Temperature




Figure 15. TPS386000-Q1 SENSE3 Threshold Voltage vs Temperature




Figure 16. TPS386000-Q1 SENSE4L Threshold Voltage vs Temperature




Figure 17. TPS386000-Q1 SENSE4H Threshold Voltage vs Temperature

Typical Characteristics (continued)

At  $T_A = +25^\circ\text{C}$ , and  $V_{DD} = 3.3\text{ V}$ , unless otherwise noted.




Figure 18. Output Voltage Low vs Output Current




Figure 19. Output Voltage Low at 1 mA vs Temperature




Figure 20. Output Voltage High vs Output Current




Figure 21. Output Voltage High at 1 mA vs Temperature




Figure 22. TPS386000-Q1  $V_{REF}$  Output Load Regulation ( $V_{DD} = 1.8\text{ V}$ )




Figure 23. TPS386000-Q1  $V_{REF}$  Output Load Regulation ( $V_{DD} = 3.3\text{ V}$ )

Typical Characteristics (continued)

At  $T_A = +25^\circ\text{C}$ , and  $V_{DD} = 3.3\text{ V}$ , unless otherwise noted.




Figure 24. TPS386000-Q1  $V_{REF}$  Output Load Regulation ( $V_{DD} = 6.5\text{ V}$ )




Figure 25. TPS386000-Q1  $V_{REF}$  at  $0\ \mu\text{A}$  vs Temperature





Figure 26. TPS386000-Q1 CT1 to CT4 Pin Charging Current vs Temperature Over CT Pin Voltage

7 Parametric Measurement information



$$X_1 = \frac{Z_1}{0.4} \times 100 (\%)$$

$$X_2 = \frac{Z_2}{0.4} \times 100 (\%)$$

$X_1$  and  $X_2$  are overdrive (%) values calculated from the actual SENSEn voltage amplitudes measured as  $Z_1$  and  $Z_2$ .

$Y_N$  is the minimum pulse width that gives RESEn or RESEn transition. Greater  $Z_N$  produces shorter  $Y_N$ .

For SENSE4H, this graph must be inverted  $180^\circ$  on the voltage axis.

Figure 27. Test Circuit

## 8 Detailed Description

### 8.1 Overview

The TPS386000-Q1 multi-channel supervisory device family combines four complete SVS function sets into one IC. The design of each SVS channel is based on the single-channel supervisory device series, [TPS3808](#). The TPS386000-Q1 is designed to assert  $\overline{\text{RESETn}}$  or  $\text{RESETn}$  signals, as shown in [Table 1](#), [Table 2](#), [Table 3](#), and [Table 4](#). The  $\overline{\text{RESETn}}$  or  $\text{RESETn}$  outputs remain asserted during a user-configurable delay time after the event of reset release (see the [Reset Delay Time](#) section).

## 8.2 Functional Block Diagram




Figure 28. TPS386000-Q1



## 8.3 Feature Description

### 8.3.1 Voltage Monitoring

Each SENSE<sub>m</sub> (m = 1, 2, 3, 4L) pin can be set to any voltage threshold above 0.4 V using an external resistor divider. The SENSE4H pin can be used for any overvoltage detection greater than 0.4 V, or for negative voltage detection using an external resistor divider (see the [Sensing Voltage Less Than 0.4 V](#) section). A broad range of voltage threshold and reset delay time adjustments can be supported, allowing these devices to be used in a wide array of applications.

### 8.3.2 RESET Output

In a typical TPS386000-Q1 application,  $\overline{\text{RESET}}_n$  or RESET<sub>n</sub> outputs are connected to the reset input of a processor (DSP, CPU, FPGA, ASIC, etc.), or connected to the enable input of a voltage regulator (DC-DC, LDO, etc.)

The TPS386000-Q1 provides open-drain reset outputs. Pullup resistors must be used to hold these lines high when RESET<sub>n</sub> is not asserted, or when RESET<sub>n</sub> is asserted. By connecting pullup resistors to the proper voltage rails (up to 6.5 V),  $\overline{\text{RESET}}_n$  or RESET<sub>n</sub> output nodes can be connected to the other devices at the correct interface voltage levels. The pullup resistor should be no smaller than 10 kΩ because of the safe operation of the output transistors. By using wired-OR logic, any combination of  $\overline{\text{RESET}}_n$  can be merged into one logic signal.

All  $\overline{\text{RESET}}_n$  or RESET<sub>n</sub> connections must be compatible with the VDD logic level.

The  $\overline{\text{RESET}}_n$  or RESET<sub>n</sub> outputs are defined for VDD voltage higher than 0.9 V. To ensure that the target processor(s) are properly reset, the VDD supply input should be fed by the available power rail as early as possible in application circuits. [Table 1](#), [Table 2](#), [Table 3](#), and [Table 4](#) are truth tables that describe how the outputs are asserted or released. [Figure 1](#), [Figure 2](#), [Figure 3](#), and [Figure 4](#) show the SVS-n timing diagrams. When the condition(s) are met, the device changes the state of SVS-n from asserted to released after a user-configurable delay time. However, the transitions from released-state to asserted-state are performed almost immediately with minimal propagation delay. [Figure 3](#) describes relationship between threshold voltages ( $V_{IT-}$  and  $V_{HYS-}$ ) and SENSE<sub>m</sub> voltage; and all SVS-1, SVS-2, SVS-3, and SVS-4 have the same behavior of [Figure 3](#).

### 8.3.3 Manual Reset

The manual reset ( $\overline{\text{MR}}$ ) input allows external logic signal from other processors, logic circuits, and/or discrete sensors to initiate a device reset. Because  $\overline{\text{MR}}$  is connected to SVS-1, the  $\overline{\text{RESET}}_1$  or RESET<sub>1</sub> pin is intended to be connected to processor(s) as a primary reset source. A logic low at  $\overline{\text{MR}}$  causes  $\overline{\text{RESET}}_1$  or RESET<sub>1</sub> to assert. After  $\overline{\text{MR}}$  returns to a logic high and SENSE<sub>1</sub> is above its reset threshold,  $\overline{\text{RESET}}_1$  or RESET<sub>1</sub> is released after the user-configured reset delay time. Note that unlike the [TPS3808](#) series, the TPS386000-Q1 does not integrate an internal pullup resistor between  $\overline{\text{MR}}$  and VDD.

To control the  $\overline{\text{MR}}$  function from more than one logic signal, the logic signals can be combined by wired-OR into the  $\overline{\text{MR}}$  pin using multiple NMOS transistors and one pullup resistor.

### 8.3.4 Watchdog Timer

The TPS386000-Q1 provides a watchdog timer with a dedicated watchdog error output,  $\overline{\text{WDO}}$  or WDO. The  $\overline{\text{WDO}}$  or WDO output enables application board designers to easily detect and resolve the hang-up status of a processor. As with  $\overline{\text{MR}}$ , the watchdog timer function of the device is also tied to SVS-1. [Figure 5](#) shows the timing diagram of the WDT function. Once  $\overline{\text{RESET}}_1$  or RESET<sub>1</sub> is released, the internal watchdog timer starts its countdown. Inputting a logic level transition at WDI resets the internal timer count and the timer restarts the countdown. If the TPS386000-Q1 fails to receive any WDI rising or falling edge within the WDT period, the WDT times out and asserts  $\overline{\text{WDO}}$  or WDO. After  $\overline{\text{WDO}}$  or WDO is asserted, the device holds the status with the internal latch circuit. To clear this timeout status, a reset assertion of  $\overline{\text{RESET}}_1$  or RESET<sub>1</sub> is required. That is, a negative pulse to  $\overline{\text{MR}}$ , a SENSE<sub>1</sub> voltage less than  $V_{IT-}$ , or a VDD power-down is required.

To reset the processor by WDT timeout,  $\overline{\text{WDO}}$  can be combined with  $\overline{\text{RESET}}_1$  by using the wired-OR with the TPS386000-Q1 option.

For legacy applications where the watchdog timer timeout causes  $\overline{\text{RESET}}_1$  to assert, connect  $\overline{\text{WDO}}$  to  $\overline{\text{MR}}$ ; see [Figure 31](#) for the connections and see [Figure 29](#) and [Figure 30](#) for the timing diagram. This legacy support configuration is available with the TPS386000-Q1.

## Feature Description (continued)

### 8.3.5 Immunity to SENSEn Voltage Transients

The TPS386000-Q1 is relatively immune to short negative transients on the SENSEn pin. Sensitivity to transients depends on threshold overdrive, as shown in the typical performance graph *TPS386000-Q1 SENSEn Minimum Pulse Width vs SENSEn Threshold Overdrive Voltage* (Figure 12).




Figure 29. Legacy WDT Configuration Timing Diagram

Feature Description (continued)




Figure 30. Enlarged View of Event 1 from Figure 29

8.4 Device Functional Modes

8.4.1 Overview

The TPS386000-Q1 multi-channel supervisory device family combines four complete SVS function sets into one IC. The design of each SVS channel is based on the single-channel supervisory device series, TPS3808. The TPS386000-Q1 is designed to assert  $\overline{\text{RESET}}_n$  or  $\text{RESET}_n$  signals, as shown in Table 1, Table 2, Table 3, and Table 4. The  $\overline{\text{RESET}}_n$  or  $\text{RESET}_n$  outputs remain asserted during a user-configurable delay time after the event of reset release (see the *Reset Delay Time* section).

Table 1. SVS-1 Truth Table

CONDITION		OUTPUT	STATUS
		TPS386000-Q1	
$\overline{\text{MR}} = \text{Low}$	$\text{SENSE1} < V_{\text{IT-}}$	$\overline{\text{RESET}}_1 = \text{Low}$	Reset asserted
$\overline{\text{MR}} = \text{Low}$	$\text{SENSE1} > V_{\text{IT-}}$	$\overline{\text{RESET}}_1 = \text{Low}$	Reset asserted
$\overline{\text{MR}} = \text{High}$	$\text{SENSE1} < V_{\text{IT-}}$	$\overline{\text{RESET}}_1 = \text{Low}$	Reset asserted
$\overline{\text{MR}} = \text{High}$	$\text{SENSE1} > V_{\text{IT-}}$	$\overline{\text{RESET}}_1 = \text{High}$	Reset released after delay

**Table 2. SVS-2 Truth Table**

CONDITION	OUTPUT	STATUS
	TPS386000-Q1	
$\text{SENSE2} < V_{IT-}$	$\overline{\text{RESET2}} = \text{Low}$	Reset asserted
$\text{SENSE2} > V_{IT-}$	$\overline{\text{RESET2}} = \text{High}$	<b>Reset released after delay</b>

**Table 3. SVS-3 Truth Table**

CONDITION	OUTPUT	STATUS
	TPS386000-Q1	
$\text{SENSE3} < V_{IT-}$	$\overline{\text{RESET3}} = \text{Low}$	Reset asserted
$\text{SENSE3} > V_{IT-}$	$\overline{\text{RESET3}} = \text{High}$	<b>Reset released after delay</b>

**Table 4. SVS-4 Truth Table**

CONDITION		OUTPUT	STATUS
		TPS386000-Q1	
$\text{SENSE4L} < V_{IT-}$	$\text{SENSE4H} > V_{IT+}$	$\overline{\text{RESET4}} = \text{Low}$	Reset asserted
$\text{SENSE4L} < V_{IT-}$	$\text{SENSE4H} < V_{IT+}$	$\overline{\text{RESET4}} = \text{Low}$	Reset asserted
$\text{SENSE4L} > V_{IT-}$	$\text{SENSE4H} > V_{IT+}$	$\overline{\text{RESET4}} = \text{Low}$	Reset asserted
$\text{SENSE4L} > V_{IT-}$	$\text{SENSE4H} < V_{IT+}$	$\overline{\text{RESET4}} = \text{High}$	<b>Reset released after delay</b>

**Table 5. Watchdog Timer (WDT) Truth Table**

CONDITION				OUTPUT	STATUS
$\overline{\text{WDO}}$	WDO	$\overline{\text{RESET1}}$ OR RESET1	WDI PULSE INPUT	TPS386000-Q1	
Low	High	Asserted	Toggling	$\overline{\text{WDO}} = \text{low}$	Remains in WDT timeout
Low	High	Asserted	610 ms after last WDI $\uparrow$ or WDI $\downarrow$	$\overline{\text{WDO}} = \text{low}$	Remains in WDT timeout
Low	High	Released	Toggling	$\overline{\text{WDO}} = \text{low}$	Remains in WDT timeout
Low	High	Released	610 ms after last WDI $\uparrow$ or WDI $\downarrow$	$\overline{\text{WDO}} = \text{low}$	Remains in WDT timeout
High	Low	Asserted	Toggling	$\overline{\text{WDO}} = \text{high}$	Normal operation
High	Low	Asserted	610 ms after last WDI $\uparrow$ or WDI $\downarrow$	$\overline{\text{WDO}} = \text{high}$	Normal operation
High	Low	Released	Toggling	$\overline{\text{WDO}} = \text{high}$	Normal operation
High	Low	Released	610 ms after last WDI $\uparrow$ or WDI $\downarrow$	$\overline{\text{WDO}} = \text{low}$	Enters WDT timeout

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.1.1 SENSE Input

The SENSEm inputs are pins that allow any system voltages to be monitored. If the voltage at the SENSE1, SENSE2, SENSE3, or SENSE4L pins drops below  $V_{IT-}$ , then the corresponding reset outputs are asserted. If the voltage at the SENSE4H pin exceeds  $V_{IT+}$ , then RESET4 or RESET4 is asserted. The comparators have a built-in hysteresis to ensure smooth reset output assertions and deassertions. Although not required in most cases, for extremely noise applications, it is good analog design practice to place a 1 nF to 10 nF bypass capacitor at the SENSEm input in order to reduce sensitivity to transients, layout parasitics, and interference between power rails monitored by this device. A typical connection of resistor dividers are shown in [Figure 31](#). All the SENSEm pins can be used to monitor voltage rails down to 0.4 V. Threshold voltages can be calculated by following equations:

$$V_{DD1\_target} = (1 + R_{S1H}/R_{S1L}) \times 0.4 \text{ (V)} \quad (1)$$

$$V_{DD2\_target} = (1 + R_{S2H}/R_{S2L}) \times 0.4 \text{ (V)} \quad (2)$$

$$V_{DD3\_target} = (1 + R_{S3H}/R_{S3L}) \times 0.4 \text{ (V)} \quad (3)$$

$$V_{DD4\_target1} = \{1 + R_{S4H}/R_{S4M} + R_{S4L}\} \times 0.4 \text{ (V)} \quad (4)$$

where

- $V_{DD4\_target1}$  is the undervoltage threshold (5)

$$V_{DD4\_target2} = \{1 + R_{S4H} + R_{S4M}\}/R_{S4L} \times 0.4 \text{ (V)}$$

where

- $V_{DD4\_target2}$  is the overvoltage threshold (6)

#### 9.1.2 Window Comparator


The comparator at the SENSE4H pin has the opposite comparison polarity to the other SENSEm pins. In the configuration shown in [Figure 31](#), this comparator monitors overvoltage of the VDD4 node; combined with the comparator at SENSE4L, SVS-4 forms a window comparator.

#### 9.1.3 Sensing Voltage Less Than 0.4 V

By using voltage reference output VREF, the SVS-4 comparator can monitor negative voltage or positive voltage lower than 0.4 V. [Figure 32](#) shows this usage in an application circuit. SVS-4 monitors the positive and negative voltage power rail (for example, +15V and –15V supply to an op amp) and the RESET4 or RESET4 output status continues to be as described in [Table 4](#). Note that  $R_{S42H}$  is located at higher voltage position than  $R_{S42L}$ . The threshold voltage calculations are shown in the following equations:

$$V_{DD41\_target} = (1 + R_{S41H}/R_{S41L}) \times 0.4 \text{ (V)} \quad (7)$$

$$V_{DD42\_target} = (1 + R_{S42L}/R_{S42H}) \times 0.4 - R_{S42L}/R_{S42H} \times V_{REF} = 0.4 - R_{S42L}/R_{S42H} \times 0.8 \text{ (V)} \quad (8)$$

**Application Information (continued)**

**Figure 31. Typical Application Circuit (SVS-4: Window Comparator)**
**9.1.4 Reset Delay Time**

Each of the SVS-n channels can be configured independently in one of three modes. [Table 6](#) describes the delay time settings.

**Table 6. Delay Timing Selection**

CTn CONNECTION	DELAY TIME
Pullup to V <sub>DD</sub>	300 ms (typical)
Open	20 ms (typical)
Capacitor to GND	Programmable

To select the 300-ms fixed delay time, the CTn pin should be pulled up to VDD using a resistor from 40 kΩ to 200 kΩ. Note that there is a pulldown transistor from CTn to GND that turns on every time the device powers on to determine and confirm CTn pin status; therefore, a direct connection of CTn to VDD causes a large current flow. To select the 20-ms fixed delay time, the CTn pin should be left open. To program a user-defined adjustable delay time, an external capacitor must be connected between CTn and GND. The adjustable delay time can be calculated by the following equation:

$$C_{CT} \text{ (nF)} = [t_{\text{DELAY}} \text{ (ms)} - 0.5 \text{ (ms)}] \times 0.242 \quad (9)$$

Using this equation, a delay time can be set to between 1.4 ms to 10 s. The external capacitor should be greater than 220 pF (nominal), so that the TPS386000-Q1 can distinguish it from an open CT pin. The reset delay time is determined by the time it takes an on-chip, precision 300 nA current source to charge the external capacitor to 1.24 V. When the RESE<sub>Tn</sub> or RESE<sub>Tn</sub> outputs are asserted, the corresponding capacitors are discharged. When the condition to release RESE<sub>Tn</sub> or RESE<sub>Tn</sub> occurs, the internal current sources are enabled and begin to charge the external capacitors. When the CTn voltage on a capacitor reaches 1.24 V, the corresponding RESE<sub>Tn</sub> or RESE<sub>Tn</sub> pins are released. Note that a low leakage type capacitor (such as ceramic) should be used, and that stray capacitance around this pin may cause errors in the reset delay time.

## 9.2 Typical Application




Figure 32. Application Schematic

### 9.2.1 Design Requirements

This design is intended to monitor the voltage rails for an FPGA. Table 7 summarizes the design requirements.

Table 7. Design Requirements

PARAMETER	DESIGN REQUIREMENT
$V_{DD}$	5 V
$V_{MON(1)}$	1.8 V -5%
$V_{MON(2)}$	1.5 V -5%
$V_{MON(3)}$	1.2 V -5%
$V_{MON(4)}$	1 V ±5%
Approximate start-up time	100 ms

### 9.2.2 Detailed Design Procedure

Select the pullup resistors to be 100 kΩ to ensure that  $V_{OL} \leq 0.4$  V.

Use Equation 9 to set  $CT = 22$  nF for all channels to obtain an approximate start-up delay of 100 ms.

Select  $RS_{nL} = 10$  kΩ for all channels to ensure DC accuracy.


Use Equation 1 through Equation 6 to determine the values of  $RS_{nH}$  and  $RS_{4M}$ . Using standard 1% resistors, Table 8 shows the results.

Table 8. Design Results

RESISTOR	VALUE (kΩ)
RS1H	32.4
RS2H	25.5
RS3H	18.7
RS4H	14.3
RS4M	1

The FPGA does not have a separate watchdog failure input, so a legacy connection is used by connecting  $\overline{WDO}$  to  $\overline{MR}$ .

### 9.2.3 Application Curves



## 10 Power Supply Recommendations

The TPS386000-Q1 can operate using a 1.8-V to a 6.5-V input supply. TI recommends placing a 0.1- $\mu$ F capacitor placed next to the  $V_{DD}$  pin to the GND node. This power supply should be less than 1.8 V in normal operation to ensure that the internal UVLO circuit does not assert reset.

## 11 Layout

### 11.1 Layout Guidelines

Follow these guidelines to lay out the printed-circuit-board (PCB) that is used for the TPS386000-Q1 family of devices.

- Keep the traces to the timer capacitors as short as possible to optimize accuracy.
- Avoid long traces from the SENSE pin to the resistor divider. Instead, run the long traces from the  $R_{SnH}$  to  $V_{MON(n)}$ .
- Place the  $V_{DD}$  decoupling capacitor ( $C_{VDD}$ ) close to the device.
- Avoid using long traces for the  $V_{DD}$  supply node. The  $V_{DD}$  capacitor ( $C_{VDD}$ ), along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum  $V_{DD}$  voltage.



## 11.2 Layout Example




Figure 35. Example Layout (RGP Package)

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- *TPS386000-Q1 Pin FMEA*, Application Report, [SLVA627](#)
- *Optimizing Resistor Dividers at a Comparator Input*, Application Report, [SLVA450](#)

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS386000QRGPRQ1	ACTIVE	QFN	RGP	20	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 386000Q	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF TPS386000-Q1 :**

- Catalog: [TPS386000](#)

## NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS386000QRGPRQ1	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS386000QRGPRQ1	QFN	RGP	20	3000	367.0	367.0	35.0


## GENERIC PACKAGE VIEW

**RGP 20**

**VQFN - 1 mm max height**

4 x 4, 0.5 mm pitch

VERY THIN QUAD FLATPACK




Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4224735/A

RGP (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Check thermal pad mechanical drawing in the product datasheet for nominal lead length dimensions.



# THERMAL PAD MECHANICAL DATA

RGP (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4206346-4/AA 11/13

NOTES: A. All linear dimensions are in millimeters



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2023, Texas Instruments Incorporated