85 W Dual Complementary-Output DC/DC Converter for DSL

SLTS239 JANUARY 2005



Features

- Dual Complementary Outputs (±5 V)
- Input Voltage Range: 36 V to 75 V
- On/Off Enable for Sequencing
- 1500 VDC Isolation
- Over-Current Protection
- Over-Temperature Shutdown
- Under-Voltage Lockout

- Temp Range: -40 to +85°C
- Fixed Frequency Operation
- Synchronizes with PTB4850x
- Powers line driver ICs for AC-7 and other xDSL chipsets
- Safety Approvals: (Pending) EN60950 UL/cUL60950

Description

The PTB48600A is one of a series of isolated DC/DC converter modules that provide a pair of complementary supply voltages for powering line-driver ICs in xDSL telecom applications. These modules operate from a standard telecom (-48 V) central office supply and can provide up to a 85 W of power in a balanced load configuration.

The A-suffix module (±5 V) is designed to power the line driver ICs for the AC-7 ADSL chipset. It will also power any other applications that require a complementary supply with relatively balanced loads. The two compliementary outputs can also be configured as a single output of twice the voltage magnitude. As an example, the outputs of a PTB48600A can be adjusted up to ±6 V, and configured as a single 12-V output.

The PTB48600 includes an output "on/off" enable control, output current limit, over-temperature protection, and input under-voltage lockout (UVLO).

The control inputs, "Enable" and "Sync In," are compatible with the "EN Out" and "Sync Out" signals of the PTB4850x DC/DC converter. This allows the power-up and switching frequency of a PTB48600 module to be directly controlled from a PTB48500. Together the PTB48500 and PTB48600 converters meet all the system power and sequencing requirements of the AC-7 ADSL chipset.

The PTB48600 employs double-sided surface mount construction. The package options include both through-hole and surface mount pin configurations.


Pin Configuration

| | 0 |
|-----|-----------------------|
| Pin | Function |
| 1 | $+V_{I}$ |
| 2 | Sync In |
| 3 | Enable * |
| 4 | $-V_{\mathrm{I}}$ |
| 5 | $+V_{O}$ |
| 6 | COM |
| 7 | V _O Adjust |
| 8 | -VO |

Shaded functions indicate signals that are referenced to -Vin.

* Denotes negative logic:
Open = Outputs Off
-Vin = Normal operation

Stand-Alone Application





85 W Dual Complementary-Output DC/DC Converter for DSL

SLTS239 JANUARY 2005

Ordering Information

| Base Pt. No. (PTB4860□xxx) | | Output V | oltage (PTB48600□xx) | Package Options (PT48600A□□) | | | |
|----------------------------|-------------|----------|----------------------|------------------------------|-------------------|--------------|--|
| Order Prefix | Description | Code | Voltage | Code | Description | Pkg Ref. (1) | |
| PTB48600xxx | Basic Model | A | ±5 V | AH | Horiz. T/H | (ERT) | |
| | | | | AS | SMD, Standard (2) | (ERU) | |

Notes: (1) Reference the applicable package reference drawing for the dimensions and PC board layout

(2) "Standard" option specifies 63/37, Sn/Pb pin solder material.

Pin Descriptions

+V_I: The positive input supply for the module with respect to $-V_I$. When powering the module from a -48 V telecom central office supply, this input is connected to the primary system ground.

-V_i: The negative input supply for the module, and the 0 VDC reference for the 'Enable*', and 'Sync In' signals. When the module is powered from a +48-V supply, this input is connected to the 48-V Return.

+V₀: The positive output supply voltage, which is referenced to the 'COM' node. The voltage at '+ V_O ' has the same magnitude, but is the complement to that at '- V_O '.

-V₀: The negative output supply voltage, which is referenced to the 'COM' node. The voltage at '- V_0 ' has the same magnitude, but is the complement to that at '+ V_0 '.

COM: The secondary return reference for the module's regulated output voltages. This node is dc isolated from the input supply pins.

 $\pm V_0$ **Adjust:** Using a single resistor, this pin allows the magnitude of both ' $+V_O$ ' and ' $-V_O$ ' to be adjusted together, either higher or lower than their preset value. If not used, this pin should be left open circuit.

Enable*: This is an open-collector (open-drain) negative logic input that enables the module output. This pin is referenced to $-V_I$. A logic '0' at this pin enables the module's outputs, and a high impedance disables the outputs. If this feature is not used the pin should be connected to $-V_I$. Note: Connecting this input directly to the "EN Out" pin of the PTB4850x enables the output voltages from both converters (PTB4850x and PTB48600) to power up in sequence.

Sync In: This pin is used when the PTB48600 and PTB4850x DC/DC converter modules are used together. Connecting this pin to the 'Sync Out' of the PTB4850x module allows the PTB48600 to be synchronized to the same switch conversion frequency as the PTB4850x.

Environmental and General Specifications (Unless otherwise stated, all voltages are with respect to -V_I)

| Characteristics | Symbols | Conditions | Min | Тур | Max | Units |
|--|--------------|--|-------------------|--------------------------|----------|---------------|
| Input Voltage Range | $V_{\rm I}$ | Over output load range | 36 | 48 | 75 | VDC |
| Isolation Voltage Capacitance Resistance | | Input-output/input-case Input to output Input to output | $\frac{1500}{10}$ | 1500 — | _ | V pF MΩ |
| Operating Temperature Range | T_{A} | Over V _{in} Range | -40 | _ | +85 | °C |
| Over-Temperature Protection | OTP | Shutdown threshold Hysterisis | | 115 ⁽ⁱ⁾ 10 | _ | °C |
| Solder Reflow Temperature | T_{REFLOW} | Surface temperature of module body or pins | | | 235 (ii) | °C |
| Storage Temperature | T_S | _ | -40 | _ | 125 | °C |
| Mechanical Vibration | | Mil-STD-883D, Method 2007.2 T/H 20-2000 Hz SMD | _ | 20 2.5 | _ | G's |
| Mechanical Shock | | Per Mil-STD-883D, Method 2002.3 T/H 1 msec, ½ Sine, mounted SMD | _ | 500 250 | _ | G's |
| Weight | _ | | _ | 35 | _ | grams |
| Flammability | _ | Meets UL 94V-O | | | | |

Notes: (i) This parameter is defined by design

(ii) During reflow of SMD package version do not elevate peak temperature of the module, pins or internal components above the stated maximum.



PTB48600 —48-V Input

85 W Dual Complementary-Output **DC/DC Converter for DSL**

SLTS239 JANUARY 2005

Specifications (Unless otherwise stated, $T_A = 25$ °C, $V_I = 48$ V, $C_I = 0$ μ F, $\pm C_O = 0$ μ F, $|\pm I_O| = |-I_O|$, and $|\pm I_O| = 0.5$ $|\pm I_O|_{max}$)

| | , A | | 1 01 | PTB48600A | | |
|--|---|--|--------------|-----------|----------------------------|---------------------------|
| Characteristic | Symbol | Conditions | Min | Тур | Max | Units |
| Output Power | P_{O} | Total output power from $\pm V_O$ | 0 | _ | 85 (1) | W |
| Output Current | ±I _O | Over V_{I} range, $ +I_{O} - -I_{O} \le 0.1 \text{ A}$ | 0 | _ | 8.5 (2) | A |
| Output Load Imbalance | +I _O - -I _O | +I _O ≥0.1 A, -I _O ≥ 0.1 A | 0 | _ | 1 (3) | A |
| Output Voltage | $ \pm V_{\rm O} $ | Inlcudes set-point, line, $ +I_{\rm O} - -I_{\rm O} \le 0.1~{\rm A}$ $-40 \le \Gamma_{\rm A} \le +85~{\rm C}$ | 4.75 (2) | 5 | 5.25 (2) | V |
| Temperature Variation | $\Delta \mathrm{Reg}_{\mathrm{TEMP}}$ | $-40 \le \Gamma_{\rm A} \le +85 {\rm ^{\circ}C}, \ \pm I_{\rm O} = 0.1 \ {\rm A}$ $+V_{\rm O}$ $-V_{\rm O}$ | _ | ±1 ±1 | _ | $%V_{o}$ |
| Line Regulation | $\Delta \text{Reg}_{\text{LINE}}$ | Over V_I range, balanced load $\pm V_O$ | _ | ±0.1 | ±0.4 | $%V_{o}$ |
| Load Regulation | $\Delta \mathrm{Reg}_{\mathrm{LOAD}}$ | Over $\pm I_O$ range, balanced load $\pm V_O$ | _ | ±0.2 | ±0.4 | $%V_{o}$ |
| Efficiency | η | | _ | 85 | _ | % |
| V_o Ripple (pk-pk) | $\pm V_R$ | 20 MHz bandwidth, C _O =10 µF tantalum capacitor | _ | 20 | 30 (4) | mV_pp |
| Transient Response | t_{TR} | 0.1 A/µs load step, 50% to 75% ±I _O max | _ | 30 | _ | μs |
| | ΔV_{TR} | ±V _O over/undershoot | _ | ±1 | _ | $%V_{o}$ |
| Over Current Threshold | $ \pm I_{\rm O} $ trip | $V_I = 36 \text{ V}, \mid +I_O \mid = \mid -I_O \mid,$ reset followed by auto-recovery | 9 | 10 | 12 | A |
| Short Circuit Current | | Continuous over-current trip, $\underline{ \pm I_O _{PK}}$ | _ | 16 | _ | A |
| | | $ +I_O = -I_O $ Duty | _ | 10 | _ | % |
| Output Voltage Adjust Range | $ \pm V_{ m O} $ adj | $ +V_{ m O} $ and $ -V_{ m O} $ adjust simulataneously | 3.31 | _ | 6 | V |
| Switching Frequency | $f_{\mathtt{S}}$ | Over V_I and I_O ranges | 440 | 470 (5) | 500 | kHz |
| Under-Voltage Lockout | $egin{array}{c} V_{\mathrm{I}} \mathrm{on} \ V_{\mathrm{I}} \mathrm{off} \end{array}$ | $V_{ m I}$ increasing $V_{ m I}$ decreasing | _ | 33 32 | _ | V |
| On/Off Enable (pin 3) Input High Voltage Input Low Voltage | $egin{array}{c} V_{ m IH} \ V_{ m IL} \end{array}$ | Referenced to $-V_{I}$ (pin 4) | +3.6 -0.2 | = | +75 ⁽⁶⁾ +0.8 | V |
| Input Low Current | I_{IL} | | _ | | -1 | mA |
| Standby Input Current | ${ m I_I}$ standby | pin 3 open circuit | _ | 2 | _ | mA |
| Start-up Time | t_{ON} | $ \pm I_O $ =1 A, $ \pm V_O $ rising 0 to 0.95 $ \pm V_O $ typ | 6 | 10 | 22 | ms |
| Internal Input Capacitance | C_{I} | | _ | 3 | _ | μF |
| External Output Capacitance | ±C _O | Capacitance from either output to COM | 0 | _ | 5,000 (7) | μF |
| Reliability | MTBF | Per Telcordia SR-332 50% stress, T _A =40°C, gnd benign | 2.8 | _ | _ | 106 Hrs |

- Notes: (1) See Safe Operating Area curves or contact the factory for the appropriate derating.


 - Under balanced load conditions, load current flowing out of +V_O is balanced to within ±0.1 A of that flowing into -V_O.
 A load imbalance is the difference in current flowing from +V_O to -V_O. The module can operate with a higher imbalance but with reduced specifications.
 Output voltage ripple is measured with a 10 µF tantalum capacitor connected from +V_O (pin 5) or -V_O (pin 8), to COM (pin 6).
 This is the free-running frequency. The module can be made to synchronize with the PTB48500 when both modules are used together in a system.


 - (6) The On/Off Enable (pin 3) has an internal pull-up and may be controlled with an open-collector (or open-drain) transistor. The input is diode protected and may be connected to +V₁. The open-circuit voltage is 5 V max. If it is left open circuit the converter will operate when input power is applied.
 (7) Electrolytic capacitors with very low equivalent series resistance (ESR) may induce instability when used on the output. Consult the factory before using capacitors with organic, or polymer-aluminum type electrolytes.


85 W Dual Complementary-Output DC/DC Converter for DSL

SLTS239 JANUARY 2005


PTB48600A Characteristic Data @V_{IN} =48 V (See Notes A)







Safe Operating Area PTB48600A (See Note C)



Note A: Characteristic data has been developed from actual products tested at 25°C. This data is considered typical data for the converter.

Note B: Under a balanced load, current flowing out of $+V_o$ is equal to that flowing into $-V_o$.

Note C: SOA curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to modules soldered directly to a 4 in. \times 4 in. double-sided PCB with 1 oz. copper.




PTB48600

Adjusting the Output Voltages of the PTB48600 Series of DC/DC Converters

The PTB48600 DC/DC converter produces a balanced pair of complementary output voltages. They are identified $+V_O$ and $-V_O$, respectively. The magnitude of both output voltages can be adjusted together as a pair, higher or lower. The adjustment method uses a single external resistor. ¹ The value of the resistor determines the adjustment magnitude, and its placement determines whether the magnitude is increased or decreased. The resistor values can be calculated using the appropriate formula (see below). The formula constants are given in Table 1-1. The placement of each resistor is as follows.


Adjust Up: To increase the magnitude of both output voltages, place a resistor R_1 between $\pm V_O$ Adj (pin 7) and the $-V_O$ (pin 8) voltage rail; see Figure 1-1(a).

Figure 1-1a



Adjust Down: To decrease the magnitude of both output voltages, add a resistor (R2), between $\pm V_O Adj$ (pin 7) and the $+V_O$ (pin 5) voltage rail; see Figure 1-1(b).

Figure 1-1b



Calculation of Resistor Adjust Values

The value of the adjust resistor is calculated using one of the following equations. Use the equation for R1 to adjust up, or (R2) to adjust down.

R1 [Adjust Up] =
$$\frac{V_R R_O}{2(V_A - V_O)}$$
 - R_S $k\Omega$

(R2) [Adjust Down] =
$$\frac{R_o (2 V_A - V_R)}{2 (V_O - V_A)} - R_S \quad k\Omega$$

Where: V_O = Magitude of the original $\pm V_O$

 $V_{\rm A}$ = Magnitude of the adjusted voltage $V_{\rm R}$ = The reference voltage from Table 1-1 $R_{\rm O}$ = The resistance value in Table 1-1 $R_{\rm S}$ = The series resistance from Table 1-1

Table 1-1

| ADJUSTMENT RANGE AND FORMULA PARAMETERS | | | | | | | |
|---|--------------------------------------|--|--|--|--|--|--|
| PTB48600A | | | | | | | |
| 5 V | | | | | | | |
| 3.31 V | | | | | | | |
| 6 V | | | | | | | |
| 2.495 V | | | | | | | |
| 7.5 | | | | | | | |
| 9.09 | | | | | | | |
| | PTB48600A 5 V 3.31 V 6 V 2.495 V 7.5 | | | | | | |

Notes:

- 1. A 0.05-W rated resistor may be used. The tolerance should be 1%, with a temperature stability of 100 ppm/°C or better. Place the resistor in either the R1 or (R2) location, as close to the converter as possible.
- Never connect capacitors to the ±V_O Adj pin. Capacitance added to this pin can affect the stability of the regulated output.

PTB48600 & PTB4850x

Configuring the PTB48600 & PTB4850x DC/DC Converters for DSL Applications

When operated as a pair, the PTB48600 and PTB4850x converters are specifically designed to provide all the required supply voltages for powering xDSL chipsets. The PTB4850x produces two logic voltages. They include a 3.3-V source for logic and I/O, and a low-voltage for powering a digital signal processor core. The PTB48600 produces a balanced pair of complementary supply voltages that is required for the xDSL transceiver ICs. When used together in these types of applications, the PTB4850x and PTB48600 may be configured for power-up sequencing, and also synchronized to a common switch conversion frequency. Figure 2-1 shows the required cross-connects between the two converters to enable these two features.

Switching Frequency Synchronization

Unsynchronized, the difference in switch frequency introduces a beat frequency into the input and output AC ripple components from the converters. The beat frequency can vary considerably with any slight variation in either converter's switch frequency. This results in a variable and undefined frequency spectrum for the ripple waveforms, which would normally require separate filters at the input of each converter. When the switch frequency of the converters are synchronized, the ripple components are constrained to the fundamental and higher. This simplifies the design of the output filters, and allows a common filter to be specified for the treatment of input ripple.

Power-Up Sequencing

The desired power-up sequence for the AC7 supply voltages requires that the two logic-level voltages from the PTB4850x converter rise to regulation prior to the two complementary voltages that power the transceiver ICs. This sequence cannot be guaranteed if the PTB4850x and PTB48600 are allowed to power up independently, especially if the 48-V input voltage rises relatively slowly. To ensure the desired power-up sequence, the "EN Out" pin of the PTB4850x is directly connected to the active-low "Enable" input of the PTB48600 (see Figure 2-1). This allows the PTB4850x to momentarily hold off the outputs from the PTB48600 until the logic-level voltages have risen first. Figure 2-2 shows the power-up waveforms of all four supply voltages from the schematic of Figure 2-1.

Figure 2-2; Power-Up Sequencing Waveforms





Figure 2-1; Example of PTB4850x & PTB48600 Modules Configured for DSL Applications





PACKAGE OPTION ADDENDUM

19-Dec-2019

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | _ | Pins | _ | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|-------------------------|---------|------|-----|-------------------------------|------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| PTB48600AAH | NRND | Through- Hole Module | ERT | 8 | 9 | RoHS (In Work) & non-Green | SN | N / A for Pkg Type | -40 to 85 | | |
| PTB48600AAZ | NRND | Surface Mount Module | ERU | 8 | 9 | RoHS (In Work) & non-Green | SNAGCU | Level-3-260C-168 HR | -40 to 85 | | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






19-Dec-2019



NOTES:

- A. All linear dimensions are in inches (mm).
- B. This drawing is subject to change without notice.
 C. 2 place decimals are ±0.020 (±0,51mm).
- D. 3 place decimals are ± 0.010 (± 0.25 mm).
- E. Recommended keep out area for user components.
- Pins are 0.040" (1,02) diameter with 0.070" (1,78) diameter standoff shoulder.
- G. All pins: Material Copper Alloy Finish Tin (100%) over Nickel plate





All linear dimensions are in inches (mm). NOTES:

- This drawing is subject to change without notice.
- 2 place decimals are ± 0.020 ($\pm 0,51$ mm). 3 place decimals are ± 0.010 ($\pm 0,25$ mm).
- Recommended keep out area for user components.
- Power pin connection should utilize four or more vias to the interior power plane of 0.025 (0,63) I.D. per input, ground and output pin (or the electrical equivalent).
- G. Paste screen opening: 0.080 (2,03) to 0.085 (2,16). Paste screen thickness: 0.006 (0,15).
- H. Pad type: Solder mask defined.
- I. All pins: Material Copper Alloy
 Finish Tin (100%) over Nickel plate
 Solder Ball See product data sheet.
- J. Dimension prior to reflow solder.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated