

March 1997

NM27C040 4,194,304-Bit (512K x 8) High Performance CMOS EPROM

# NM27C040 4,194,304-Bit (512K x 8) High Performance CMOS EPROM

## **General Description**

The NM27C040 is a high performance, 4,194,304-bit Electrically Programmable UV Erasable Read Only Memory. It is organized as 512K words of 8 bits each. Its pin-compatibility with byte-wide JEDEC EPROMs enables upgrades through 8 Mbit EPROMs. The "Don't Care" feature on  $V_{\rm PP}$  during read operations allows memory expansions from 1M to 8 Mbits with no printed circuit board changes.


The NM27C040 provides microprocessor-based systems extensive storage capacity for large portions of operating system and application software. Its 120 ns access time provides high speed operation with high-performance CPUs. The NM27C040 offers a single chip solution for the code storage requirements of 100% firmware-based equipment. Frequently used software routines are quickly executed from EPROM storage, greatly enhancing system utility.

The NM27C040 is manufactured using Fairchild's advanced CMOS AMG  $^{\text{\tiny TM}}$  EPROM technology.

### **Features**

- High performance CMOS
- 120 ns access time
- Simplified upgrade path
  - V<sub>PP</sub> is a "Don't Care" during normal read operation
- Manufacturer's identification code
- JEDEC standard pin configuration
  - 32-pin DIP
  - 32-pin PLCC
  - 32-pin TSOP

## **Block Diagram**



© 1997 Fairchild Semiconductor Corporation

www.fairchildsemi.com

1

# **Connection Diagrams**

			DIF	,			
27C080	27C020	27C010	NM27C	040	27C010	27C020	27C080
A19	XX/V <sub>PP</sub>	XX/V <sub>PP</sub>	- XX/V <sub>PP</sub> - 1	32 <b>-</b> V <sub>CC</sub>	v <sub>cc</sub>	v <sub>cc</sub>	v <sub>cc</sub>
A 1 6	A 16	A16	—— A16 <b>□</b> 2	31 🗖 A18 ——	XX/ <del>PGM</del>	XX/ <del>PGM</del>	A18
A15	A15	A15	—— A15 <b>□</b> 3	30 🗖 A17 ——	XX	XX	XX
A12	A12	A12	A12	29 🗖 A14	A14	A14	A14
Α7	Α7	Α7	—— A7 <b>□</b> 5	28 🗖 A13	A13	A13	A13
Α6	Α6	A6	—— д6 🗖 6	27 🗖 A8 ——	A8	A8	8A
A5	A5	A5	— A5 <b>□</b> 7	26 🗖 A9 ——	Α9	Α9	Α9
A4	A 4	A4	—— A4 <b>□</b> 8 (	) 25 🗖 A11	A 1 1	A 1 1	A 1 1
А3	А3	A3	— A3 <b>□</b> 9	<b>24 □</b> 0	ŌĒ	ŌĒ	OE/V <sub>PP</sub>
A2	A2	A2	—— A2 <b>□</b> 10	23 🗖 A10	A10	A10	A10
A 1	A 1	A 1	—— A1 <b>□</b> 11	22 🗖 CE/PGM —	CE	CE	CE/PGM
Α0	Α0	Α0	—— A0 <b>□</b> 12	21 🗖 07 ——	07	07	0 <sub>7</sub>
00	00	00	0 <sub>0</sub> □ 13	20 🗖 O <sub>6</sub> ——	06	06	06
01	0 <sub>1</sub>	01	0 <sub>1</sub> □ 14	19 🗖 05 ——	05	05	05
02	02	02	—— 0 <sub>2</sub> <b>□</b> 15	18 🗖 04 ——	04	04	04
GND	GND	GND	GND □ 16	17 🗖 03 ——	03	03	03

Note: Compatible EPROM pin configurations are shown in the blocks adjacent to the NM27C040 pin.

# **Commercial Temperature Range**

 $(0^{\circ}C \text{ to } +70^{\circ}C)$ V<sub>CC</sub> = 5V ±10%

Parameter/Order Number	Access Time (ns)
NM27C040 Q, V, T 120	120
NM27C040 Q, V, T 150	150
NM27C040 Q, V, T 170	170
NM27C040 Q, V, T 200	200

# Military Temperature Range (-55°C to +125°C) $V_{CC}$ = 5V ±10%

Parameter/Order Number	Access Time (ns)
NM27C040 QM 150	150
NM27C040 QM 200	200

#### **Pin Names**

A0-A18	Addresses
CE /PGM	Chip Enable/Program
ŌĒ	Output Enable
O0-O7	Outputs
XX	Don't Care (During Read)

# **Extended Temperature Range** $(-40^{\circ}\text{C to } +85^{\circ}\text{C})$ V<sub>CC</sub> = 5V ±10%

Parameter/Order Number	Access Time (ns)
NM27C040 QE, VE, TE 150	150
NM27C040 QE, VE, TE 170	170
NM27C040 QE, VE, TE 200	200

DS010836-2

Package Types: NM27C040 Q, V, T XXX

Q = Quartz-Windowed Ceramic DIP

V = PLCC

T = TSOP

- All packages conform to the JEDEC standard.
- All versions are guaranteed to function for slower speeds.

## **Absolute Maximum Ratings** (Note 1)

-65°C to +150°C Storage Temperature

All Input Voltages except A9 with

-0.6V to +7V Respect to Ground  $V_{\mbox{\scriptsize PP}}$  and A9 with Respect to Ground -0.6V to +14V

 $V_{\rm CC}$  Supply Voltage with

Respect to Ground -0.6V to +7V **ESD Protection** >2000V

All Output Voltages with

 $V_{\rm CC}$  +10V to GND -0.6V Respect to Ground

## **Operating Range**

Range	Temperature	V <sub>cc</sub>	Tolerance
Commercial	0°C to +70°C	+5V	±10%
Industrial	-40°C to +85°C	+5V	±10%

# **Read Operation**

## **DC Electrical Characteristics**

Over operating range with  $V_{PP} = V_{CC}$ 

Symbol	Parameter	Test Conditions	Min	Max	Units	
V <sub>IL</sub>	Input Low Level		-0.5	0.8	V	
V <sub>IH</sub>	Input High Level			2.0	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OH</sub>	Output High Voltage	$I_{OH} = -2.5 \text{ mA}$		3.5		V
I <sub>SB1</sub>	V <sub>CC</sub> Standby Current (CMOS)	CE = V <sub>CC</sub> ± 0.3V			100	μA
I <sub>SB2</sub>	V <sub>CC</sub> Standby Current	CE = V <sub>IH</sub>			1	mA
I <sub>cc</sub>	V <sub>CC</sub> Active Current	$\overline{CE} = \overline{OE} = V_{IL}$ , I/O = 0 mA f	f = 5 MHz		30	mA
I <sub>PP</sub>	V <sub>PP</sub> Supply Current	$V_{PP} = V_{CC}$			10	μA
V <sub>PP</sub>	V <sub>PP</sub> Read Voltage			V <sub>CC</sub> - 0.4	V <sub>cc</sub>	V
ILI	Input Load Current	V <sub>IN</sub> = 5.5V or GND		-1	1	μΑ
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 5.5V or GND		-10	10	μA

## **AC Electrical Characteristics**

Over operating range with  $V_{PP} = V_{CC}$ 

Symbol	Parameter	1:	120 150 170		70	200		Units		
		Min	Max	Min	Max	Min	Max	Min	Max	]
t <sub>ACC</sub>	Address to Output Delay		120		150		170		200	
t <sub>CE</sub>	CE to Output Delay		120		150		170		200	
t <sub>OE</sub>	OE to Output Delay		50		50		50		50	
t <sub>DF</sub>	Output Disable to		35		35		45		55	ns
(Note 2)	Output Float									
t <sub>OH</sub>	Output Hold from Addresses									
(Note 2)	CE or OE , Whichever	0		0		0		0		
	Occurred First									

## Capacitance

 $T_A = +25$ °C, f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	9	15	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	12	15	pF

## **AC Test Conditions**

1 TTL Gate and

Input Pulse Levels

0.45V to 2.4V

Output Load

Timing Measurement Reference Level (Note 10)

 $C_L = 100 pF (Note 8)$ 

Outputs


0.8V and 2V

Input Rise and Fall Times

Inputs

0.8V and 2V

## AC Waveforms (Notes 6, 7, 9)



**Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3:  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ACC}}$  –  $t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impacting  $t_{\text{ACC}}$ .

Note 4: The  $t_{\text{DF}}$  and  $t_{\text{CF}}$  compare level is determined as follows:

High to TRI-STATE®, the measured  $V_{OH1}$  (DC) – 0.10V;

Low to TRI-STATE, the measured V<sub>OL1</sub> (DC) + 0.10V.

Note 5: TRI-STATE may be attained using  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$  .

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND.

Note 7: The outputs must be restricted to  $V_{CC}$  + 1.0V to avoid latch-up and device damage.


Note 8: 1 TTL Gate:  $I_{OL}$  = 1.6 mA,  $I_{OH}$  = -400  $\mu$ A.

 $C_L$ : 100 pF includes fixture capacitance.

Note 9:  $V_{\mbox{\footnotesize{PP}}}$  may be connected to  $V_{\mbox{\footnotesize{CC}}}$  except during programming.

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

## Programming Waveform (Note 13)



www.fairchildsemi.com

DS010836-5

# **Programming Characteristics** (Notes 11, 12, 13, 14)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>AS</sub>	Address Setup Time		1			μs
t <sub>OES</sub>	OE Setup Time		1			μs
t <sub>DS</sub>	Data Setup Time		1			μs
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time		1			μs
t <sub>vcs</sub>	V <sub>CC</sub> Setup Time		1			μs
t <sub>AH</sub>	Address Hold Time		0			μs
t <sub>DH</sub>	Data Hold Time		1			μs
t <sub>DF</sub>	Output Enable to Output Float Delay	CE /PGM = X	0		60	ns
t <sub>PW</sub>	Program Pulse Width		45	50	105	μs
t <sub>OE</sub>	Data Valid from OE	CE /PGM = X			100	ns
I <sub>PP</sub>	V <sub>PP</sub> Supply Current during	CE /PGM = V <sub>IL</sub>			30	mA
	Programming Pulse					
I <sub>cc</sub>	V <sub>CC</sub> Supply Current				30	mA
T <sub>A</sub>	Temperature Ambient		20	25	30	°C
V <sub>cc</sub>	Power Supply Voltage		6.25	6.5	6.75	V
V <sub>PP</sub>	Programming Supply Voltage		12.5	12.75	13.0	V
t <sub>FR</sub>	Input Rise, Fall Time		5			ns
V <sub>IL</sub>	Input Low Voltage		-0.1	0.0	0.45	V
V <sub>IH</sub>	Input High Voltage		2.4	4.0		V
t <sub>IN</sub>	Input Timing Reference Voltage		0.8		2.0	V
t <sub>out</sub>	Output Timing Reference Voltage		0.8		2.0	V


Note 11: Fairchild's standard product warranty applies only to devices programmed to specifications described herein.

Note 12:  $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ . The EPROM must not be inserted into or removed from a board with voltage applied to  $V_{PP}$  or  $V_{CC}$ .

Note 13: The maximum absolute allowable voltage which may be applied to the V<sub>PP</sub> pin during programming is 14V. Care must be taken when switching the V<sub>PP</sub> supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across V<sub>PP</sub>, V<sub>CC</sub> to GND to suppress spurious voltage transients which may damage the device.

Note 14: During power up the  $\overline{\text{CE}}$  / $\overline{\text{PGM}}$  pin must be brought high ( $\ge$ V<sub>IH</sub>) either coincident with or before power is applied to V<sub>PP</sub>.

## **Turbo Programming Algorithm Flow Chart**



DS010836-6

## **Functional Description**

### DEVICE OPERATION

The six modes of operation of the EPROM are listed in *Table 1*. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are  $V_{\rm CC}$  and  $V_{\rm PP}$ . The  $V_{\rm PP}$  power supply must be at 12.75V during the three programming modes, and must be at 5V in the other three modes. The  $V_{\rm CC}$  power supply must be at 6.25V during the three programming modes, and at 5V in the other three modes.

#### Read Mode

FIGURE 1.

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$  /PGM ) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from CE to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of OE, assuming that  $\overline{\text{CE}}$  /PGM has been low and addresses have been stable for at least  $t_{ACC}$ - $t_{OE}$ -

#### Standby Mode

The EPROM has a standby mode which reduces the active power dissipation by over 99%, from of 65 mW to 0.55 mW. The EPROM is placed in the standby mode by applying a

#### Functional Description (Continued)

CMOS high signal to the  $\overline{\text{CE/PGM}}$  input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

#### **Output Disable**

The EPROM is placed in output disable by applying a TTL high signal to the OE input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

#### **Output OR-Typing**

Because the EPROM is usually used in larger memory arrays, Fairchild has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- 1. the lowest possible memory power dissipation, and
- complete assurance that output bus contention will not occur

To most efficiently use these two control lines, it is recommended that  $\overline{\text{CE}}$  /PGM be decoded and used as the primary device selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

#### Programming

CAUTION: Exceeding 14V on pin 1 ( $V_{PP}$ ) will damage the FPROM

Initially, and after each erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the  $V_{\rm PP}$ -power supply is at 12.75V and OE is at  $V_{\rm IH}$ . It is required that at least a 0.1  $\mu$ F capacitor be placed across  $V_{\rm PP}$ ,  $V_{\rm CC}$ to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the  $\overline{\text{CE}}$  / $\overline{\text{PGM}}$  input. A program pulse must be applied at each address location to be programmed. The EPROM is programmed with the Turbo Programming Algorithm shown in Figure 1. Each Address is programmed with a series of 50  $\mu$ s pulses until it verifies good, up to a maximum of 10 pulses. Most memory cells will program with a single 50  $\mu$ s pulse. (The standard National Semiconductor Algorithm may also be used but it will have longer programming time.)

The EPROM must not be programmed with a DC signal applied to the  $\overline{\text{CE}}$  / $\overline{\text{PGM}}$  input.

Programming multiple EPROM in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the CE /PGM input programs the paralleled EPROM.

#### **Program Inhibit**

Programming multiple EPROMs in parallel with different data is also easily accomplished. Except for CE/PGM all like inputs (including OE) of the parallel EPROMs may be common. A TTL low level program pulse applied to an EPROM's  $\overline{\text{CE}}$  / $\overline{\text{PGM}}$  input with  $V_{\text{PP}}$  at 12.75V will program that EPROM. A TTL high level  $\overline{\text{CE}}$  / $\overline{\text{PGM}}$  input inhibits the other EPROMs from being programmed.

#### **Program Verify**

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with  $V_{PP}$  at 12.75V.  $V_{PP}$  must be at  $V_{CC}$ , except during programming and program verify.

#### AFTER PROGRAMMING

Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

#### MANUFACTURER'S IDENTIFICATION CODE

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The Manufacturer's Identification code, shown in *Table 2*, specifically identifies the manufacturer and device type. The code for NM27C040 is "8F08", where "8F" designates that it is made by Fairchild Semiconductor, and "08" designates a 4 Megabit (512K x 8) part.

The code is accessed by applying 12V  $\pm 0.5$ V to address pin A9. Addresses A1–A8, A10–A18, and all control pins are held at V<sub>IL</sub>. Address pin A0 is held at V<sub>IL</sub> for the manufacturer's code, and held at V<sub>IH</sub> for the device code. The code is read on the eight data pins, O<sub>0</sub>–O<sub>7</sub>. Proper code access is only guaranteed at 25°C  $\pm 5$ °C.

#### **ERASURE CHARACTERISTICS**

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å–4000Å range.

The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity X exposure time) for erasure should be minimum of 15W-sec/cm<sup>2</sup>.

The EPROM should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increase as the square of the distance from the lamp. (If distance is doubled the erasure time increases by factor of 4.) Lamps lose intensity as they age. When a lamp is changed, the distance has changed, or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

## Functional Description (Continued)

#### SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current,  $I_{\rm CC}$ , has three segments that are of interest to the system designer: the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent of the output capacitance loading of the device. The associated  $V_{\rm CC}$  transient voltage

peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1  $\mu F$  ceramic capacitor be used on every device between  $V_{CC}$  and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7  $\mu F$  bulk electrolytic capacitor should be used between  $V_{CC}$  and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

## **Mode Selection**

The modes of operation of the NM27C040 are listed in *Table 1*. A single 5V power supply is required in the read mode. All inputs are TTL levels except for  $V_{PP}$  and A9 for device signature.

**TABLE 1. Modes Selection** 

P	Pins	CE /PGM	ŌĒ	V <sub>PP</sub>	V <sub>cc</sub>	Outputs
Mode						
Read		V <sub>IL</sub>	V <sub>IL</sub>	Х	5.0V	D <sub>OUT</sub>
				(Note 15)		
Output Disable		Х	V <sub>IH</sub>	Х	5.0V	High Z
Standby		$V_{IH}$	X	X	5.0V	High Z
Programming		V <sub>IL</sub>	V <sub>IH</sub>	12.75V	6.25V	D <sub>IN</sub>
Program Verify		Х	V <sub>IL</sub>	12.75V	6.25V	D <sub>OUT</sub>
Program Inhibit		V <sub>IH</sub>	V <sub>IH</sub>	12.75V	6.25V	High Z

Note 15: X can be V<sub>IL</sub> or V<sub>H</sub>

TABLE 2. Manufacturer's Identification Code


Pins	A0	A9	07	06	<b>O</b> 5	04	О3	02	01	00	Hex
	(12)	(26)	(21)	(20)	(19)	(18)	(17)	(15)	(14)	(13)	Data
Manufacturer Code	V <sub>IL</sub>	12V	1	0	0	0	1	1	1	1	8F
Device Code	V <sub>IH</sub>	12V	0	0	0	0	1	0	0	0	08


Book Extra End

www.fairchildsemi.com


8

9





## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



32-Lead TSOP Package Order Number NM27C040TXXX Package Number MBH32A

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas Customer Response Center Tel: 1-888-522-5372

Fairchild Semiconductor

13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061

Fairchild Semiconductor

Hong Kong Ltd.

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

shatsui, Kowloon

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.