



# **Triple 2:1 High-Speed Video Multiplexer**

- 
- 
- 
- 
- 
- 
- 
- 

#### **APPLICATIONS**

- 
- **LCD PROJECTOR INPUT SELECT**
- 
- 
- 



### **<sup>1</sup>FEATURES DESCRIPTION**

**<sup>2</sup>**• **700MHz SMALL-SIGNAL BANDWIDTH** The OPA3875 offers a very wideband, 3-channel, 2:1 multiplexer in a small SSOP-16 package. Using only **425MHz, 4V<sub>PP</sub> BANDWIDTH** 11mA/ch, the OPA3875 provides three, gain of  $+2$ , video amplifier channels with greater than 400MHz **0.1dB GAIN FLATNESS to 150MHz**<br>large-signal bandwidth (4V<sub>PP</sub>). Gain accuracy and<br>**4ns CHANNEL SWITCHING TIME** exitation of the area improved over earlier solutions switching glitch are improved over earlier solutions **LOW SWITCHING GLITCH: 40mV<sub>PP</sub>** using a new (patented) input stage switching a new (patented) input stage switching as the patents of the patents • 3100V/µ**s SLEW RATE** approach. This technique uses current steering as the input switch while maintaining an overall closed-loop<br>• **0.025%/0.025° DIFFERENTIAL GAIN, PHASE** and design Gain matching between each of the • **0.025%/0.025° DIFFERENTIAL GAIN, PHASE** design. Gain matching between each of the 3-channel pairs is also significantly improved using this technique (<0.2% gain mismatch). With greater than 700MHz small-signal bandwidth at a gain of 2, **RGB SWITCHING**<br> **RGB SWITCHING**  $\overline{R}$  a **b**  $\overline{R}$  greater than 150MHz.

System power may be reduced using the chip enable • **WORKSTATION GRAPHICS** feature for the OPA3875. Taking the chip enable line **FRIPLE ADC INPUT MUX** high powers down the OFA3875 to less than 900µA<br>DROP-IN UPGRADE TO LT1675 high powers down the OPA3875 to less than 900µA total supply current. Muxing multiple OPA3875 outputs together, then using the chip enable to select which channels are active, increases the number of possible inputs to the 3-channel outputs.

> Where a single channel of the OPA3875 is required, consider the [OPA875](http://www-s.ti.com/sc/techlit/sbos340).



#### **OPA3875 RELATED PRODUCTS**



Æ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

# <span id="page-1-0"></span>**[OPA3875](http://focus.ti.com/docs/prod/folders/print/opa3875.html)**



EXAS



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### **ORDERING INFORMATION(1)**



(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

#### **ABSOLUTE MAXIMUM RATINGS**

Over operating temperature range, unless otherwise noted.



#### **PIN CONFIGURATION**





#### **ELECTRICAL CHARACTERISTICS:**  $V_s = \pm 5V$

At G =  $+2$ , R<sub>L</sub> = 150 $\Omega$ , unless otherwise noted.



(1) Test levels: (A) 100% tested at +25°C. Over temperature limits set by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(2) Junction temperature = ambient for  $+25^{\circ}$ C tested specifications.<br>(3) Junction temperature = ambient at low temperature limit; junction Junction temperature = ambient at low temperature limit; junction temperature = ambient +36°C at high temperature limit for over temperature specifications.

SBOS341D–DECEMBER 2006–REVISED AUGUST 2008 .. **www.ti.com**



## ELECTRICAL CHARACTERISTICS:  $V_s = \pm 5V$  (continued)

At G = +2,  $R_L$  = 150 $\Omega$ , unless otherwise noted.





<span id="page-4-0"></span>

#### **TYPICAL CHARACTERISTICS:**  $V_s = \pm 5V$





## **TYPICAL CHARACTERISTICS: V<sub>S</sub> = ±5V (continued)**



6 *[Submit Documentation Feedback](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS341D&partnum=OPA3875)* Copyright © 2006–2008, Texas Instruments Incorporated



### **TYPICAL CHARACTERISTICS: V<sub>S</sub> = ±5V (continued)**



SBOS341D–DECEMBER 2006–REVISED AUGUST 2008 .. **www.ti.com**



### **TYPICAL CHARACTERISTICS: V<sub>S</sub> = ±5V (continued)**







# **TYPICAL CHARACTERISTICS:**  $V_s = \pm 5V$  **(continued)**





#### **APPLICATIONS INFORMATION**

# <span id="page-9-0"></span>**2:1 HIGH-SPEED VIDEO MULTIPLEXER**

The OPA3875 can be used as a triple 2:1 high-speed present, the inverting video multiplexer, as illustrated in the front page schematic for an RGB signal. Figure 26 shows a simplified version of the front page schematic in which one output is shown with its input and output [Figure 28](#page-11-0) illustrates the principle of overlaying a impedance matching resistors. picture in a picture. The picture comes through U1;

#### **RGB VIDEO INVERTER**

impedance of the OPA3875 is set to 75Ω. Looking at<br>the input part of this circuit, we see that the RGB<br>signal is inverted with an OPA3693 fixed gain set in<br>an inverting configuration with a reference voltage on<br>the nonin

that the  $75Ω$  input matching impedance is set here by the parallel combination of 92Ω and 402Ω. In order not to disturb the sync, color burst, and blanking if present, the inverting amplifiers are only switched on

#### **LOGO INSERTER**

the signal to be overlayed comes through U2. Here we have a reference voltage of 0.714V in channel 2 indicating that we will highlight a section of the picture [Figure 27](#page-10-0) illustrates an extension of the previously<br>shown RGB switching circuit with a noninverting<br>signal going through channel 1 and an inverted signal<br>signal going through channel 1 and an inverted signal<br>telect 1 and



**Figure 26. Triple 2:1 High-Speed Video Multiplexer**

<span id="page-10-0"></span>

# **[OPA3875](http://focus.ti.com/docs/prod/folders/print/opa3875.html)**

**www.ti.com** .. SBOS341D–DECEMBER 2006–REVISED AUGUST 2008



**Figure 27. RGB Video Inverter**

<span id="page-11-0"></span>**[OPA3875](http://focus.ti.com/docs/prod/folders/print/opa3875.html)**







**Figure 28. Logo Inserter**



#### **ADC INPUT MUX**

Figure 29 shows the OPA3875 used as a multiplexer in a high-speed data acquisition signal chain.



**Figure 29. ADC Input Multiplexer**

<span id="page-13-0"></span>SBOS341D–DECEMBER 2006–REVISED AUGUST 2008 .. **www.ti.com**

#### **DESIGN-IN TOOLS**

#### **DEMONSTRATION FIXTURE**

the initial evaluation of circuit performance using the isolation resistor between the amplifier output and the<br>OPA3875. The fixture is offered free of charge as an is capacitive load. This isolation resistor does not OPA3875. The fixture is offered free of charge as an capacitive load. This isolation resistor does not current<br>Impopulated PCB delivered with a user's quide. The climinate the pole from the loop response, but rather unpopulated PCB, delivered with a user's guide. The eliminate the pole from the loop response, but rather<br>summary information, for this fixture is shown in shifts it and adds a zero at a higher frequency. The summary information for this fixture is shown in Table 1. **Table 1. Table 1. additional zero acts to cancel the phase lag from the** 





The demonstration fixture can be requested at the 2pF can begin to degrade the performance of the<br>Texas Instruments web site at (www.ti.com) through  $\overline{OP}$  CB 3875 Long PCB traces unmatched cables and

# **MACROMODELS AND APPLICATIONS**

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. This is The OPA3875 offers excellent DC signal accuracy. particularly true for video and RF amplifier circuits Parameters that influence the output DC offset verticularly where parasitic capacitance and inductance can have voltage are: where parasitic capacitance and inductance can have a major effect on circuit performance. A SPICE model • Output offset voltage for the OPA875 is available through the Texas  $\bullet$  Input bias current Instruments web site at [www.ti.com.](http://www.ti.com) Use three of instruments web site at www.tr.com. Use three or<br>these models to simulate the OPA3875. These<br>models do a good job of predicting small-signal AC • Power-supply rejection ratio models do a good job of predicting small-signal AC • Power-supply<br>and transient performance under a wide variety of • Temperature and transient performance under a wide variety of  $\bullet$ operating conditions. They do not do as well in<br>predicting the harmonic distortion or  $dG/dP$  aside, the output offset voltage envelope can be<br>characteristics. These models do not attempt to described as shown in Equation 1 distinguish between the package types in their small-signal AC performance nor do they predict channel-to-channel effects.

#### **OPERATING SUGGESTIONS**

#### **DRIVING CAPACITIVE LOADS**

One of the most demanding, yet very common load conditions is capacitive loading. Often, the capacitive  $I_b$ : Input bias current load is the input of an ADC—including additional  $I_c$ . Gain load is the input of an ADC—including additional **G:** Gain external capacitance that may be recommended to improve ADC linearity. A high-speed device such as  $V_{s+}$ : Positive supply voltage the OPA3875 can be very suscept the OPA3875 can be very susceptible to decreased stability and closed-loop response peaking when a **PSRR+:** Positive supply PSRR capacitive load is placed directly on the output pin. **PSRR–:** Negative supply PSRR When the device open-loop output resistance is considered, this capacitive load introduces an additional pole in the signal path that can decrease the phase margin. Several external solutions to this





problem have been suggested. When the primary considerations are frequency response flatness, pulse response fidelity, and/or distortion, the simplest and most effective solution is to isolate the capacitive A printed circuit board (PCB) is available to assist in load from the feedback loop by inserting a series<br>the initial evaluation of circuit performance using the isolation resistor between the amplifier output and the capacitive load pole, thus increasing the phase margin and improving stability.

The [Typical Characteristics](#page-4-0) show the recommended R<sub>S</sub> versus capacitive load and the resulting frequency response at the load; see Figure  $5$  and Figure  $6$ , respectively. Parasitic capacitive loads greater than Texas Instruments web site at [\(www.ti.com](http://www.ti.com)) through OPA3875. Long PCB traces, unmatched cables, and the OPA3875 product folder. value to be exceeded. Always consider this effect carefully, and add the recommended series resistor as close as possible to the OPA3875 output pin (see the [Board Layout Guidelines](#page-15-0) section).

#### **DC ACCURACY**

- 
- 
- 
- 
- 

$$
V_{OSO\_envelope} = V_{OSO} + (R_S \cdot I_b) \times G \pm \left| 5 - (V_{S+}) \right| \times 10^{-\frac{PSRR+}{20}} \\
 \pm \left| -5 - (V_{S+}) \right| \times 10^{-\frac{PSRR-}{20}} + V_{CM} \times 10^{-\frac{CMRR}{20}}\n \tag{1}
$$

With:

**V<sub>OSO</sub>:** Output offset voltage

**RS:** Input resistance seen by R0, R1, G0, G1, B0,



Evaluating the front-page schematic, using a worst-case, +25°C offset voltage, bias current and<br>
PSRR specifications and operating at ±6V, gives a<br>
worst-case output equal to Equation 2:<br>
worst-case output equal to Equation 2:

$$
\pm 14 \text{mV} + 75 \Omega \times \pm 18 \mu \text{A} \times 2 \pm \left| 5 - 6 \right| \times 10^{-\frac{50}{20}}
$$

$$
\pm \left| -5 - (-6) \right| \times 10^{-\frac{51}{20}}
$$

 $= \pm 22.7 \text{mV}$  (2)

#### **DISTORTION PERFORMANCE**

The OPA3875 provides good distortion performance into a 100Ω load on ±5V supplies. Relative to alternative solutions, it provides exceptional performance into lighter loads. Generally, until the fundamental signal reaches very high frequency or power levels, the 2nd-harmonic dominates the distortion with a negligible 3rd-harmonic component. Focusing then on the 2nd-harmonic, increasing the load impedance improves distortion directly. Also, providing an additional supply decoupling capacitor  $(0.01\mu F)$  between the supply pins (for bipolar operation) improves the 2nd-order distortion slightly (3dB to 6dB).

In most op amps, increasing the output voltage swing increases harmonic distortion directly. The [Typical](#page-4-0) [Characteristics](#page-4-0) show the 2nd-harmonic increasing at **Figure 30. Noise Model** a little less than the expected 2X rate while the 3rd-harmonic increases at a little less than the The total output spot noise voltage can be computed expected 3X rate. Where the test power doubles, the series so the square root of the sum of all squared output expected 3X rate. Where the test power doubles, the as the square root of the sum of all squared output 2nd-harmonic increases only by less than the angles voltage contributors. Founting 3 shows the 2nd-harmonic increases only by less than the noise voltage contributors. Equation 3 shows the expected 6dB, whereas the 3rd-harmonic increases agencial form for the output noise voltage using the by less than the expected 12dB. This also shows up terms shown in Figure 30. in the two-tone, 3rd-order intermodulation spurious (IM3) response curves. The 3rd-order spurious levels are extremely low at low output power levels. The output stage continues to hold them low even as the Dividing this expression by the device gain (2V/V) fundamental power reaches very high levels. As the gives the equivalent input-referred spot noise voltage fundamental power reaches very high levels. As the [Typical Characteristics](#page-4-0) show, the spurious at the noninverting input as shown in Equation 4. intermodulation powers do not increase as predicted by a traditional intercept model. As the fundamental

#### **NOISE PERFORMANCE**

noise. As long as the AC source impedance looking out of the noninverting node is less than 100 $Ω$ , this current noise will not contribute significantly to the total output noise. Figure 30 shows this device noise analysis model with all the noise terms included. In this model, all noise terms are taken to be noise voltage or current density terms in either nV/√Hz or  $pA/\sqrt{Hz}$ .



general form for the output noise voltage using the

$$
e_o = 2\sqrt{e_n^2 + (i_b R_s)^2 + 4kTR_s}
$$
 (3)

$$
e_n = \sqrt{e_n^2 + (i_b R_s)^2 + 4kTR_s}
$$
 (4)

power level increases, the dynamic range does not<br>decrease significantly. For two tones centered at<br>20MHz, with 4dBm/tone into a matched 50 $\Omega$  load<br>(that is,  $1V_{PP}$  for each tone at the load, which requires<br>4V<sub>PP</sub> for t times the source resistor.

<span id="page-15-0"></span>SBOS341D–DECEMBER 2006–REVISED AUGUST 2008 .. **www.ti.com**

#### **THERMAL ANALYSIS**

Operating junction temperature  $(T_J)$  is given by  $T_A$  + should always be decoupled with these capacitors.  $P_D \times \theta_{JA}$ . The total internal power dissipation  $(P_D)$  is An optional supply decoupling capacitor across the the sum of quiescent power  $(P_D)$  and additional two power supplies (for bipolar operation) will improve the sum of quiescent power (P<sub>DQ</sub>) and additional two power supplies (for bipolar operation) will improve power dissipated in the output stage (P<sub>DI</sub>) to deliver 2nd-harmonic distortion performance. Larger (2.2µF power dissipated in the output stage ( $P_{DL}$ ) to deliver and 2nd-harmonic distortion performance. Larger (2.2µF<br>load power. Quiescent power is simply the specified bo 6.8µF) decoupling capacitors, effective at lower load power. Quiescent power is simply the specified to 6.8μF) decoupling capacitors, effective at lower<br>no-load supply current times the total supply voltage frequency, should also be used on the main supply no-load supply current times the total supply voltage frequency, should also be used on the main supply across the part.  $P_{pl}$  depends on the required output pins. These may be placed somewhat farther from across the part. P<sub>DL</sub> depends on the required output pins. These may be placed somewhat farther from<br>signal and load but, for a grounded resistive load, is ble device and may be shared among several signal and load but, for a grounded resistive load, is the device and may be shared at a maximum when the output is fixed at a voltage devices in the same area of the PCB. at a maximum when the output is fixed at a voltage equal to 1/2 of either supply voltage (for equal bipolar c) **Careful selection and placement of external**<br>supplies). Under this condition P<sub>DL</sub> = V<sub>S</sub><sup>2</sup>/(4 x R<sub>L</sub>), components will preserve the high-frequency<br>where R<sub>L</sub> i

Note that it is the power in the output stage and not in a very low reactance type. Surface-mount resistors

 $P_D = 10V \times 36mA + 3(5^2/4 \times (100 \Omega || 804 \Omega)) = 571mW$ 

Maximum T<sub>J</sub> =  $+85^{\circ}C + (0.57W \times 85^{\circ}C/W) = 133^{\circ}C$ 

This worst-case condition is approaching the **through onboard transmission lines.** For short maximum +150°C junction temperature. Normally, connections, consider the trace and the input to the<br>this extreme case is not encountered. Careful a next device as a lumped capacitive load Belatively this extreme case is not encountered. Careful next device as a lumped capacitive load. Relatively<br>attention to internal power dissipation is required. The vide traces (50mils to 100mils) should be used

#### **BOARD LAYOUT GUIDELINES**

**a) Minimize parasitic capacitance to any AC** implement a matched impedance transmission line **ground for all of the signal I/O pins.** Parasitic using microstrip or stripline techniques (consult an capacitance on the output pin can cause instability: ECL design handbook for microstrip and stripline on the noninverting input, it can react with the source layout techniques). A 50 $\Omega$  environment is normally impedance to cause unintentional bandlimiting. To not necessary on board, and in fact, a higher reduce unwanted capacitance, a window around the impedance environment will improve distortion as signal I/O pins should be opened in all of the ground shown in the Distortion versus Load plots. and power planes around those pins. Otherwise, ground and power planes should be unbroken elsewhere on the board.



**b) Minimize the distance (< 0.25") from the power-supply pins to high frequency 0.1**µ**F** Heatsinking or forced airflow may be required under<br>extreme operating conditions. Maximum desired<br>junction temperature will set the maximum allowed<br>internal power dissipation as discussed in this<br>document. In no case shou

supplies). Onder this condition  $P_{DL} = v_S/(4 \times n_L)$ , components will preserve the high-frequency performance of the OPA3875. Resistors should be the load that determines internal power dissipation. work best and allow a tighter overall layout. Metal-film<br>and carbon composition, axially leaded resistors can As a worst-case example, compute the maximum  $T_J$  and carbon composition, axially leaded resistors can also provide good high-frequency performance.<br>
using an OPA3875 in the circuit of [Figure 26](#page-9-0) Again, keep their leads a resistors, should also be placed close to the package.

**d) Connections to other wideband devices on the board may be made with short direct traces or** wide traces (50mils to 100mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set  $R_s$  from the plot of Figure 5. Low parasitic Achieving optimum performance with a high<br>frequency amplifier such as the OPA3875 requires<br>careful attention to board layout parasitics and<br>external component types. Recommendations that<br>will optimize performance include:



With a characteristic board trace impedance defined based on board material and trace dimensions. a based on board material and trace dimensions, a<br>
matching series resistor into the trace from the output<br>
of the OPA3875 is used as well as a terminating<br>
shunt resistor at the input of the destination device.<br>
Remember al total effective impedance should be set to match the trace impedance. The high output voltage and current capability of the OPA3875 allows multiple destination devices to be handled as separate transmission lines, each with their own series and shunt terminations. If the 6dB attenuation of a doubly-terminated transmission line is unacceptable, a long trace can be series-terminated at the source end only. Treat the trace as a capacitive load in this case and set the series resistor value as shown in [Figure 5](#page-4-0). This will not preserve signal integrity as well as a **Figure 31. Internal ESD Protection** doubly-terminated line. If the input impedance of the

**e) Socketing a high-speed part like the OPA3875** continuous current. Where higher currents are **is not recommended.** The additional lead length and possible (for example, in systems with ±15V supply pin-to-pin capacitance introduced by the socket can parts driving into the OPA3875), current-limiting pin-to-pin capacitance introduced by the socket can create an extremely troublesome parasitic network series resistors should be added into the two inputs. which can make it almost impossible to achieve a Keep these resistor values as low as possible smooth, stable frequency response. Best results are because high values degrade both noise performance smooth, stable frequency response. Best results are obtained by soldering the OPA3875 onto the board. and frequency response.

### **INPUT AND ESD PROTECTION**



destination device is low, there will be some signal<br>attenuation due to the voltage divider formed by the<br>series output into the terminating impedance.<br>protection diodes can typically support 30mA

SBOS341D–DECEMBER 2006–REVISED AUGUST 2008 .. **www.ti.com**



### **Revision History**





www.ti.com 10-Dec-2020

### **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures. "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**



**TEXAS** 

#### **TAPE AND REEL INFORMATION**

**ISTRUMENTS** 





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







www.ti.com www.ti.com 3-Jun-2022

# **PACKAGE MATERIALS INFORMATION**



\*All dimensions are nominal



#### **TEXAS NSTRUMENTS**

www.ti.com www.ti.com 3-Jun-2022

#### **TUBE**



### **B - Alignment groove width**

\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **DBQ0016A** SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MO-137, variation AB.



# **EXAMPLE BOARD LAYOUT**

# **DBQ0016A SSOP - 1.75 mm max height**

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

# **DBQ0016A SSOP - 1.75 mm max height**

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated