SGLS026A - MARCH 1989 - REVISED JUNE 1995

- Bidirectional Transceiver
- Suitable for Most EIA Standards RS-422-A and RS-485 Applications
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output **Bus Voltage Ranges**
- Driver Output Capability . . . ±60 mA Max
- Thermal Shutdown Protection
- Driver Positive- and Negative-Current Limiting
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates From Single 5-V Supply
- Low Power Requirements

description

The SN95176B differential bus transceiver is a monolithic integrated circuit designed for bidirectional data communication on multipoint bus transmission lines. The transceiver is suitable for most RS-422-A and RS-485 applications to the extent of the specified data sheet characteristics and operating conditions.

The SN95176B combines a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as a

JG PACKAGE (TOP VIEW)							
RE[2 7]E DE[3 6]A							
W PACKAGE (TOP VIEW)							
NC[2 13]N RE[3 12]E NC[4 11]N DE[5 10]A NC[6 9]N	1C						
FK PACKAGE (TOP VIEW)							
$\begin{array}{c} & & & & & & & \\ & & & & & & & \\ & & & & & & \\ & & & & \\ & & & & & & \\ & & & & & \\ & & & & & \\ & & & & & \\ & & & & & & \\ & & & & & \\$	E B C NC C A C NC						

NC - No internal connection

direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or V_{CC} = 0. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive- and negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.

The SN95176B is characterized for operation from –40°C to 110°C.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SGLS026A - MARCH 1989 - REVISED JUNE 1995

DRIVER						
INPUT	ENABLE	OUTPUTS				
D	DE	Α	В			
н	Н	Н	L			
L	Н	L	Н			
Х	L	Z	Z			


Function Tables

RECEIVER

DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
–0.2 V < V _{ID} < 0.2 V	L	?
$V_{ID} \leq -0.2 V$	L	L
Х	н	Z

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Terminal numbers shown are for the JG package.

schematics of inputs and outputs





logic diagram (positive logic)



SGLS026A - MARCH 1989 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Voltage at any bus terminal	– 10 V to 15 V
Enable input voltage, V _I	5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 110°C
Storage temperature range, T _{stg}	–65°C to 150°C
Case temperature for 60 seconds, T _C : FK package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG or W packa	age 300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE									
PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 110°C POWER RATING				
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	440 mW				
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	336 mW				
W	1000 mW	8.0 mW/°C	640 mW	520 mW	320 mW				

recommended operating conditions

			MIN	TYP	MAX	UNIT
Supply voltage, VCC	ipply voltage, V _{CC}		4.75	5	5.25	V
Voltage at any hue terminal (concrete					12	V
Voltage at any bus terminal (separate	ay or common-mode), vi or vic				-7	V
High-level input voltage, VIH	D, DE, and RE		2			V
Low-level input voltage, VIL	D, DE, and RE				0.8	V
Differential input voltage, VID (see Note 2)					±12	V
Likely lowed and and an and a low	Driver				-60	mA
High-level output current, IOH	Receiver				-400	μΑ
	Driver				60	
Low-level output current, IOL	Receiver				8	mA
Operating free-air temperature, T _A			-40		110	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SGLS026A - MARCH 1989 - REVISED JUNE 1995

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]			TYP‡	MAX	UNIT	
VIK	Input clamp voltage	l _l = – 18 mA				-1.5	V	
VO	Output voltage	IO = 0		0		6	V	
VOD1	Differential output voltage	IO = 0		1.5		6	V	
	Differential entropy with a	R _L = 100 Ω,	See Figure 1	2			V	
VOD2	Differential output voltage	R _L = 54 Ω,	See Figure 1	1.5	2.5	5	V	
V _{OD3}	Differential output voltage	See Note 3			4		V	
$\Delta V_{OD} $	Change in magnitude of differential output voltage \S					±0.2	V	
Voc	Common-mode output voltage	R _L = 54 Ω,			3	V		
$\Delta V_{OC} $	Change in magnitude of common-mode output voltage§					±0.2	V	
	Output current	Output disabled,	V _O = 12 V			1		
10		See Note 4	$V_{O} = -7 V$			-0.8	mA	
IIH	High-level input current	VI = 2.4 V				20	μA	
۱ _{IL}	Low-level input current	VI = 0.4 V				-400	μA	
		$V_{O} = -7 V$				-250		
		V _O = 0				-150		
los	Short-circuit output current	V _O = V _{CC}				250	mA	
		V _O = 12 V				250		
	Supply current (total package)	Noload	Outputs enabled		42	70	mA	
ICC	Supply current (total package)	No load Outputs disabled			26	35	ша	

[†] The power-off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs. [‡] All typical values are at $V_{CC} = 5$ V and $T_A = 25^{\circ}C$.

§ Δ|V_{OD}| and Δ|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

NOTES: 3. See EIA Standard RS-485 Figure 3.5, Test Termination Measurement 2.

4. This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The RS-422-A limit does not apply for a combined driver and receiver terminal.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT	
td(OD)	Differential output delay time				15	22	ns
tt(OD)	Differential output transition time	R _L = 54 Ω,	See Figure 3		20	30	ns
^t PZH	Output enable time to high level	RL = 110 Ω,	See Figure 4		85	120	ns
t _{PZL}	Output enable time to low level	R _L = 110 Ω,	See Figure 5		40	60	ns
^t PHZ	Output disable time from high level	R _L = 110 Ω,	See Figure 4		150	250	ns
^t PLZ	Output disable time from low level	R _L = 110 Ω,	See Figure 5		20	30	ns



SGLS026A - MARCH 1989 - REVISED JUNE 1995

SYMBOL EQUIVALENTS							
DATA SHEET PARAMETER	RS-422-A	RS-485					
VO	V _{oa,} V _{ob}	V _{oa,} V _{ob}					
VOD1	V _O	Vo					
IVOD2	V _t (R _L = 100 Ω)	$V_t (R_L = 54 \Omega)$					
IVod3I	None	V _t (Test Termination Measurement 2)					
	$ V_t - \overline{V}_t $	$ V_t - \overline{V}_t $					
V _{OC}	V _{os}	V _{os}					
	V _{os} – V _{os}	$ V_{OS} - \overline{V}_{OS} $					
I _{OS}	I _{sa} , I _{sb}	None					
lo	I _{xa} , I _{xb}	l _{ia} , l _{ib}					

RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		PARAMETER	TEST CO	TEST CONDITIONS			MAX	UNIT
VhysInput hysteresis voltage (VIT + - VIT -)50mVVIKEnable clamp voltageII = -18 mA-1.5VVOHHigh-level output voltageVID = 200 mV, See Figure 2IOH = -400 μ A, See Figure 22.7VVOLLow-level output voltageVID = -200 mV, See Figure 2IOL = 8 mA, See Figure 20.45VIOZHigh-impedance-state output currentVO = 0.4 V to 2.4 V±20 μ AIILine input currentVO = 0.4 V to 2.4 V±20 μ AIILine input currentVIH = 2.7 V-0.8mAIIILow-level enable input currentVIH = 2.7 V20 μ AIIILow-level enable input currentVIH = 2.7 V-0.8mAIIILLow-level enable input currentVIH = 2.7 V12 μ AIIILLow-level enable input currentVIH = 2.7 V-100 μ AIIIInput resistanceVIH = 2.7 V-100 μ AIIIInput resistanceVIH = 2.7 V-100 μ AIIIILow-level enable input currentVIH = 0.4 V-100 μ AIIIIInput resistanceVIH = 12 V12 $k\Omega$ IOSShort-circuit output currentVIH = 12 V12 $k\Omega$ IOSShort-circuit output currentNo loadOutputs enabled4270	VIT+	Positive-going input threshold voltage	V _O = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.2	V
VIKEnable clamp voltageII = -18 mA-1.5VVOHHigh-level output voltageVID = 200 mV, See Figure 2IOH = -400 μ A, See Figure 22.7VVOLLow-level output voltageVID = -200 mV, See Figure 2IOL = 8 mA, See Figure 20.45VIOZHigh-impedance-state output currentVO = 0.4 V to 2.4 V ± 20 μ AIILine input currentOther input = 0 V, See Note 5 $V_I = 12 V$ 1IIHHigh-level enable input currentVIL = 2.7 V-0.8mAIILLow-level enable input currentVIL = 0.4 V-100 μ AIILLow-level enable input currentVI = 12 V12k\OmegaIOSShort-circuit output currentVI = 12 V12kΩIOSShort-circuit output currentVI = 12 V12KΩIOSShort-circuit output currentNo loadOutputs enabled42270	V_{IT-}	Negative-going input threshold voltage	V _O = 0.5 V,	IO = 8 mA	-0.2‡			V
VicIndex or any rotageIIndex or any rotageIVOHHigh-level output voltage $V_{ID} = 200 \text{ mV}$, See Figure 2 $I_{OH} = -400 \mu A$, $I_{OL} = 8 mA$, $OL = 8 mA$, 2.7 VVOLLow-level output voltage $V_{ID} = -200 \text{ mV}$, See Figure 2 $I_{OL} = 8 mA$, $OL = 8 mA$, 0.45 VIOZHigh-impedance-state output current $V_{O} = 0.4 \text{ V}$ to 2.4 V $\pm 20 \mu A$ IILine input current $V_{O} = 0.4 \text{ V}$ to 2.4 V $\pm 20 \mu A$ IILine input current $V_{O} = 0.4 \text{ V}$ to 2.4 V $\pm 20 \mu A$ IIHHigh-level enable input current $V_{IH} = 2.7 \text{ V}$ $-0.8 \mu A$ IILLow-level enable input current $V_{IH} = 2.7 \text{ V}$ $20 \mu A$ IILLow-level enable input current $V_{IH} = 0.4 \text{ V}$ $-100 \mu A$ riInput resistance $V_{I} = 12 \text{ V}$ $12 \mu A$ IOSShort-circuit output current $V_{I} = 12 \text{ V}$ $-15 - 85 \mu A$ IOSShort-circuit output current $V_{I} = 12 \text{ V}$ $-15 - 85 \mu A$ IOSShort-circuit output currentNo loadOutputs enabled $422 \pi 0$	V _{hys}	Input hysteresis voltage (V _{IT +} – V _{IT –})				50		mV
VOHHigh-level output voltageSee Figure 2Off2.7VVOLLow-level output voltage $V_{ID} = -200 \text{ mV}$, See Figure 2 $IOL = 8 \text{ mA}$, See Figure 2 0.45 VIOZHigh-impedance-state output current $VO = 0.4 \text{ V to } 2.4 \text{ V}$ ± 20 $VI = 12 \text{ V}$ μA IILine input currentOther input = 0 V, See Note 5 $VI = 12 \text{ V}$ 1 -0.8 mAIIHHigh-level enable input current $VIH = 2.7 \text{ V}$ 20 -0.8 μA IILLow-level enable input current $VIL = 0.4 \text{ V}$ -100 -100 μA IILLow-level enable input current $VI = 12 \text{ V}$ 12 -15 $k\Omega$ IOSShort-circuit output current $VI = 12 \text{ V}$ 12 -15 $k\Omega$ IOSShort-circuit output currentNo loadOutputs enabled4270 -0.8	VIK	Enable clamp voltage	l _l = – 18 mA				-1.5	V
VOLLow-level output voitageSee Figure 2 0.45 VIOZHigh-impedance-state output current $V_0 = 0.4 V$ to $2.4 V$ ± 20 μA IILine input currentOther input = 0 V, See Note 5 $V_1 = 12 V$ 1 $V_1 = -7 V$ mAIIHHigh-level enable input current $V_{IH} = 2.7 V$ -0.8 mAIILLow-level enable input current $V_{IH} = 0.4 V$ -100 μA IILLow-level enable input current $V_{I = 12 V$ -100 μA IILLow-level enable input current $V_{I = 12 V$ -100 μA IILLow-level enable input current $V_{I = 12 V$ -15 -85 IOSShort-circuit output current $V_{I = 12 V$ 12 $k\Omega$ IOSShort-circuit output currentNo loadOutputs enabled 42 70	VOH	High-level output voltage		I _{OH} = -400 μA,	2.7			V
In the input currentOther input = 0 V, See Note 5 $V_{I} = 12 V$ 1Image: Marcon Marc	V _{OL}	Low-level output voltage	10	I _{OL} = 8 mA,			0.45	V
IILine input currentSee Note 5 $V_{I} = -7 V$ -0.8 mAIIHHigh-level enable input current $V_{IH} = 2.7 V$ 20 μA IILLow-level enable input current $V_{IL} = 0.4 V$ -100 μA riInput resistance $V_{I} = 12 V$ 12 $k\Omega$ IOSShort-circuit output current -15 -85 mAICCSupply current (total package)No loadOutputs enabled 42 70	IOZ	High-impedance-state output current	V_{O} = 0.4 V to 2.4 V				±20	μA
Image: Note sSee Note s $V_{I} = -7V$ -0.8 I _{IH} High-level enable input current $V_{IH} = 2.7V$ 20 μA I _{IL} Low-level enable input current $V_{IL} = 0.4V$ -100 μA riInput resistance $V_{I} = 12V$ 12 $k\Omega$ IOSShort-circuit output current -15 -85 mAICCSupply current (total package)No loadOutputs enabled4270			Other input = 0 V,	V _I = 12 V			1	
IncLow-level enable input current $V_{IL} = 0.4 V$ $-100 \mu A$ riInput resistance $V_I = 12 V$ 12 $k\Omega$ IOSShort-circuit output current $-15 -85 \mu A$ mAICCSupply current (total package)No loadOutputs enabled4270 mA	I	Line input current	See Note 5	VI = -7 V			-0.8	mΑ
ri Input resistance $V_I = 12 V$ 12 $k\Omega$ IOS Short-circuit output current -15 -85 mA ICC Supply current (total package) No load Outputs enabled 42 70 mA	IIH	High-level enable input current	V _{IH} = 2.7 V				20	μA
IOS Short-circuit output current -15 -85 mA ICC Supply current (total package) No load Outputs enabled 42 70 mA	IIГ	Low-level enable input current	V _{IL} = 0.4 V				-100	μA
Icc Supply current (total package) No load Outputs enabled 42 70 mA	ri	Input resistance	V _I = 12 V		12			kΩ
I CC Supply current (total package) No load mA	los	Short-circuit output current			-15		-85	mA
ICC Supply current (total package) INO load Outputs disabled 26 35	1		Nalaad	Outputs enabled		42	70	
	CC	Supply current (total package)	100 1020	Outputs disabled		26	35	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 5: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.



SGLS026A - MARCH 1989 - REVISED JUNE 1995

switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low- to high-level output			21	35	ns
^t PHL	Propagation delay time, high- to low-level output	$V_{ID} = 0$ to 3 V, See Figure 6		23	35	ns
^t PZH	Output enable time to high level			10	20	ns
t _{PZL}	Output enable time to low level	See Figure 7		12	20	ns
^t PHZ	Output disable time from high level	Soo Figuro 7		20	35	ns
t _{PLZ}	Output disable time from low level	See Figure 7		17	25	ns

PARAMETER MEASUREMENT INFORMATION





Figure 1. Driver V_{OD} and V_{OC}



TEST CIRCUIT






Figure 2. Receiver V_{OH} and V_{OL}



VOLTAGE WAVEFORMS

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_r \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. CL includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms



TEST CIRCUIT

VOLTAGE WAVEFORMS


- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. CL includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms




SGLS026A - MARCH 1989 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 8 ns, t_f
 - B. CL includes probe and jig capacitance.

Figure 5. Driver Test Circuit and Voltage Waveforms




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. CL includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms



SGLS026A - MARCH 1989 - REVISED JUNE 1995




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, t_f \leq 6 ns, t_f \leq 6 ns, Z_O = 50 Ω .
 - B. CL includes probe and jig capacitance.





SGLS026A - MARCH 1989 - REVISED JUNE 1995



TYPICAL CHARACTERISTICS







Figure 10




SGLS026A - MARCH 1989 - REVISED JUNE 1995



TYPICAL CHARACTERISTICS



SGLS026A - MARCH 1989 - REVISED JUNE 1995



TYPICAL CHARACTERISTICS

APPLICATION INFORMATION




Figure 17. Typical Application Circuit

NOTE A: The line should terminate at both ends in its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible.



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN95176BJG	OBSOLETE	CDIP	JG	8	TBD	Call TI	Call TI
SNJ95176BFK	OBSOLETE	LCCC	FK	20	TBD	Call TI	Call TI
SNJ95176BJG	OBSOLETE	CDIP	JG	8	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MCER001A - JANUARY 1995 - REVISED JANUARY 1997



CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps
RF/IF and ZigBee® Solutions	www.ti.com/lprf		

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated