

## Description


The ICS858S0111 is a high-speed 1-to-2 Differential-to-CML Fanout Buffer. The device is optimized for high-speed and very low output skew, making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel. The internally terminated differential input and  $V_{REF\_AC}$  pin allow other differential signal families such as LVDS, LVPECL, SSTL, and CML to be easily interfaced to the input with minimal use of external components.

The ICS858S0111 is packaged in a small 3mm x 3mm 16-pin VFQFN package which makes it ideal for use in space-constrained applications.


## Features

- Two differential CML outputs
- IN/nIN pair can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
- Maximum output frequency: 2GHz
- Output skew: 25ps (maximum)
- Part-to-part skew: 250ps (maximum)
- Additive phase jitter, RMS: 0.042ps (typical)
- Propagation delay: 525ps (maximum)
- Operating voltage supply range:  $V_{CC} = 2.375V$  to  $3.63V$ ,  $V_{EE} = 0V$
- $-40^{\circ}C$  to  $85^{\circ}C$  ambient operating temperature
- Available in lead-free (RoHS 6) package

## Block Diagram



## Pin Assignment



### ICS858S0111

16-Lead VFQFN

3mm x 3mm x 0.925mm package body

K Package

Top View

**Table 1. Pin Descriptions**

Number	Name	Type	Description
1	IN	Input	Non-inverting differential LVPECL clock input.
2	V <sub>T</sub>	Input	Termination input.
3	V <sub>REF_AC</sub>	Output	Reference voltage for AC-coupled applications.
4	nIN	Input	Inverting differential LVPECL clock input.
5, 8, 13, 16	V <sub>CC</sub>	Power	Power supply pins.
6, 7, 14, 15	V <sub>EE</sub>	Power	Negative supply pins.
9, 10	Q1, nQ1	Output	Differential output pair. CML interface levels.
11, 12	nQ0, Q0	Output	Differential output pair. CML interface levels.

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V (CML mode, V <sub>EE</sub> = 0V)
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub> Continuous Current Surge Current	20mA 40mA
Input Current, I <sub>N</sub> /nI <sub>N</sub>	+50mA
V <sub>T</sub> Current, I <sub>V<sub>T</sub></sub>	+100mA
Input Sink/Source, I <sub>REF_AC</sub>	±2mA
Operating Temperature Range, T <sub>A</sub>	-40°C to 85°C
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C
Package Thermal Impedance, θ <sub>JA</sub> (Junction-to-Ambient)	74.7°C/W (0 mps)

## DC Electrical Characteristics

**Table 2A. Power Supply DC Characteristics, V<sub>CC</sub> = 2.375V to 3.63V, V<sub>EE</sub> = 0V, T<sub>A</sub> = -40°C to 85°C**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Positive Supply Voltage		2.375	3.3	3.63	V
I <sub>EE</sub>	Power Supply Current				57	mA

**Table 2B. DC Characteristics,  $V_{CC} = 2.375V$  to  $3.63V$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$** 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$R_{IN}$	Differential Input Resistance	IN/nIN	IN to $V_T$ , nIN to $V_T$	40	50	60	$\Omega$
$V_{IH}$	Input High Voltage	IN/nIN		1.2		$V_{CC}$	V
$V_{IL}$	Input Low Voltage	IN/nIN		0		$V_{IH} - 0.15$	V
$V_{IN}$	Input Voltage Swing; NOTE 1			0.15		1.2	V
$V_{DIFF\_IN}$	Differential Input Voltage Swing			0.3			V
IN to $V_T$	Voltage between IN and $V_T$	IN/nIN				1.28	V
$V_{REF\_AC}$	Reference Voltage			$V_{CC} - 1.4$	$V_{CC} - 1.3$	$V_{CC} - 1.2$	V

NOTE 1: Refer to Parameter Measurement Information, *Input Voltage Swing Diagram*.

**Table 2C. CML DC Characteristics,  $V_{CC} = 2.375V$  to  $3.63V$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$** 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$V_{OH}$	Output High Voltage; NOTE 1			$V_{CC} - 0.020$	$V_{CC} - 0.010$	$V_{CC}$	V
$V_{OUT}$	Output Voltage Swing			325	400		mV
$V_{DIFF\_OUT}$	Differential Output Voltage Swing			650	800		mV
$R_{OUT}$	Output Source Impedance			40	50	60	$\Omega$

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{CC}$ .

## AC Electrical Characteristics

**Table 3. AC Characteristics,  $V_{CC} = 2.375V$  to  $3.63V$ ,  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$** 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$f_{OUT}$	Output Frequency					2	GHz
$t_{PD}$	Propagation Delay, Differential; NOTE 1			275		525	ps
$t_{sk(o)}$	Output Skew; NOTE 2, 4					25	ps
$t_{sk(pp)}$	Part-to-Part Skew; NOTE 3, 4					250	ps
$\tau_{jit}$	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section		155.52MHz @ 3.3V, Integration Range: 12kHz – 20MHz		0.042		ps
$t_R / t_F$	Output Rise/Fall Time		20% to 80%	60		200	ps

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when device is mounted in a test socket with maintained transverse airflow greater than 500 lfm. Device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters characterized at  $\leq 1.2GHz$  unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage, same temperature, same frequency and with equal load conditions. Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

## Additive Phase Jitter

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the ***dBc Phase Noise***. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio


of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a ***dBc*** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.

The source generator “Rohde & Schwarz SMA100A Low Noise Signal Generator as external input to an Agilent 8133A 3GHz Pulse Generator”.


## Parameter Measurement Information




CML Output Load AC Test Circuit




Differential Input Level




Part-to-Part Skew



Output Skew




Single-ended & Differential Input Voltage Swing



Propagation Delay

## Parameter Measurement Information, continued



**Output Rise/Fall Time**

## Applications Information

### Recommendations for Unused Output Pins

#### Outputs:

##### CML Outputs

All unused CML outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

### 3.3V LVPECL Input with Built-In 50Ω Termination Interface

The IN/nIN with built-in 50Ω terminations accept LVDS, LVPECL, CML, SSTL and other differential signals. Both differential inputs must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 1A to 1E show interface examples for the IN/nIN input with built-in 50Ω terminations driven by the most common driver types. The input

interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 1A. IN/nIN Input with Built-In 50Ω Driven by an LVDS Driver




Figure 1B. IN/nIN Input with Built-In 50Ω Driven by an LVPECL Driver




Figure 1C. IN/nIN Input with Built-In 50Ω Driven by a CML Driver with Open Collector




Figure 1D. IN/nIN Input with Built-In 50Ω Driven by a CML Driver with Built-In 50Ω Pullup





Figure 1E. IN/nIN Input with Built-In 50Ω Driven by an SSTL Driver


## 2.5V LVPECL Input with Built-In 50Ω Termination Interface

The IN/nIN with built-in 50Ω terminations accept LVDS, LVPECL, CML, SSTL and other differential signals. Both differential inputs must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. *Figures 2A to 2E* show interface examples for the IN/nIN with built-in 50Ω termination input driven by the most common driver types. The input interfaces


suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




**Figure 2A. IN/nIN Input with Built-In 50Ω Driven by an LVDS Driver**




**Figure 2B. IN/nIN Input with Built-In 50Ω Driven by an LVPECL Driver**



**Figure 2C. IN/nIN Input with Built-In 50Ω Driven by a CML Driver**



**Figure 2D. IN/nIN Input with Built-In 50Ω Driven by a CML Driver with Built-In 50Ω Pullup**



**Figure 2E. IN/nIN Input with Built-In 50Ω Driven by an SSTL Driver**



## Schematic Example

Figure 3 shows a schematic example of the ICS858S011I. This schematic provides examples of input and output handling. The ICS858S011I input has built-in 50Ω termination resistors. The input can directly accept various types of differential signal without AC couple. If AC couple termination is used, the ICS858S011I also provides VREF\_AC pin for proper offset level after AC couple. This

example shows the ICS858S011I input driven by a 3.3V LVPECL driver. The ICS858S011I outputs are CML driver with built-in 50Ω pullup resistors. In this example, we assume the traces are long transmission line and the receiver is high input impedance without built-in matched load. An external 100Ω resistor across the receiver input is required.





Figure 3. ICS858S011I Application Schematic Example

### VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as “heat pipes”. The number of vias (i.e. “heat pipes”) are application specific

and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor’s Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.



**Figure 4. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)**

## Power Considerations

This section provides information on power dissipation and junction temperature for the ICS858S0111. Equations and example calculations are also provided.

### 1. Power Dissipation.

The total power dissipation for the ICS858S0111 is the sum of the core power plus the power dissipation in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 10\% = 3.63V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipation in the load.

- Power (core)<sub>MAX</sub> =  $V_{DD\_MAX} * I_{DD} = 3.63V * 57mA = 206.9mW$
- Power Dissipation for internal termination  $R_T$   
Power (R<sub>T</sub>)<sub>MAX</sub> =  $4 * (V_{IN\_MAX})^2 / R_{T\_MIN} = (1.2V)^2 / 80\Omega = 72mW$

**Total Power**<sub>MAX</sub> = 206.9mW + 72mW = **278.9mW**

### 2. Junction Temperature.

Junction temperature,  $T_j$ , is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature,  $T_j$ , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for  $T_j$  is as follows:  $T_j = \theta_{JA} * Pd\_total + T_A$

$T_j$  = Junction Temperature

$\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

$Pd\_total$  = Total Device Power Dissipation (example calculation is in section 1 above)

$T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.7°C/W per Table 4 below.

Therefore,  $T_j$  for an ambient temperature of 85°C with all outputs switching is:

$85^\circ C + 0.279W * 74.7^\circ C/W = 105.8^\circ C$ . This is well below the limit of 125°C.

This calculation is only an example.  $T_j$  will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

**Table 4. Thermal Resistance  $\theta_{JA}$  for 16 Lead VFQFN, Forced Convection**

$\theta_{JA}$ by Velocity			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W

## Reliability Information

**Table 5.  $\theta_{JA}$  vs. Air Flow Table for a 16 Lead VFQFN**

$\theta_{JA}$ vs. Air Flow			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	74.7°C/W	65.3°C/W	58.5°C/W

## Transistor Count

The transistor count for ICS858S0111 is: 216

Pin Compatible with 858011

## Package Outline Drawings

The package outline drawings are located in the last section of this document. The package information is the most current data available and is subject to change without notice or revision of this document.

## Ordering Information

**Table 7. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
858S011AKILF	011A	“Lead-Free” 16 Lead VFQFN	Tube	-40°C to 85°C
858S011AKILFT	011A	“Lead-Free” 16 Lead VFQFN	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an “LF” suffix to the part number are the Pb-Free configuration and are RoHS compliant.




## Revision History

Revision Date	Description of Change
September 19, 2017	Updated the package outline drawings; however, no mechanical changes Completed other minor improvements
October 12, 2010	Initial release.

# 16L-QFN Package Outline Drawing

3.0 x 3.0 x 1.0 mm, 0.5 mm Pitch, 1.70 x 1.70 mm Epad

NL/NLG16P2, PSC-4169-02, Rev 03, Page 1




NOTES:

1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES

# 16L-QFN Package Outline Drawing

3.0 x 3.0 x 1.0 mm, 0.5 mm Pitch, 1.70 x 1.70 mm Epad

NL/NLG16P2, PSC-4169-02, Rev 03, Page 2



## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.