

F2950

High Linearity SP2T Wi-Fi RF Switch 100MHz to 8GHz

The F2950 is a high power, reflective 50Ω , single-pole double-throw (SP2T) RF switch. This device covers a 100MHz to 8GHz frequency range to support a wide variety of applications including WLAN 802.11.

The F2950 uses a single positive supply voltage and is compatible with both 1.8V and 3.3V control logic.

Competitive Advantage

The F2950 provides extremely low insertion loss across a very broad bandwidth while providing high linearity performance across its operating range.

- Optimized for Wi-Fi applications
- Wide bandwidth
- Low insertion loss
- Excellent linearity
- High power handling for large peak-to-average applications
- Fast switching
- No external matching required
- Minimal footprint

Typical Applications

- 802.11 Wi-Fi
- Wireless Access Points, Gateways and Router Applications
- LTE and 4G Communication Systems
- 2-Way Radios
- General Purpose

Features

- Low insertion loss: 0.58dB at 2.5GHz
- High isolation: 44dB at 2.5GHz
- Excellent linearity:
 - IIP3 +69dBm at 2.4GHz and 5.9GHz
 - IIP2 +111dBm at 2.4GHz
 - IIP2 +122dBm at 5.9GHz
- Second Harmonic: -93dBc at 5.9GHz
- Third Harmonic: -85dBc at 5.9GHzTypical switching speed: 170ns
- Supply voltage: +2.7V to +5.5V
- 1.8V and 3.3V compatible control logic
- -40°C to +105°C operating temperature range
- 1.5 × 1.5 mm, 6-DFN package

Block Diagram




Figure 1. Block Diagram

Contents

1.	Pin I	nformati	on	3				
	1.1	Pin Ass	signments	3				
	1.2	Pin Des	scriptions	3				
2.	Specifications							
	2.1	Absolut	e Maximum Ratings	4				
	2.2	ESD Ra	atings	4				
	2.3	Recomi	mended Operating Conditions	5				
	2.4		al Specifications					
	2.5	Electric	al Specifications	6				
3.	Турі	cal Oper	ating Conditions (TOCs)	8				
4.	Турі	cal Perfo	ormance Characteristics [1]	9				
5.	Турі	cal Perfo	ormance Characteristics [2]	10				
6.	Турі	cal Perfo	ormance Characteristics [3]	11				
7.	Cont	rol Mode	e	12				
8.	Appl	ication l	nformation	12				
	8.1	Default	Start-up	12				
	8.2	Power S	Supplies	12				
	8.3	Control	Pin Interface	12				
9.	Eval	uation K	it	13				
	9.1	Evaluat	tion Kit Picture	13				
	9.2	Evaluat	tion Kit / Applications Circuit	14				
	9.3	Evaluat	tion Kit (EVKit) Operation	15				
		9.3.1.	External Supply Setup					
		9.3.2.	Logic Control Setup					
		9.3.3.	Turn On Procedure					
		9.3.4.	Turn Off Procedure	15				
10.	Pack	age Out	line Drawings	16				
11.	Mark	ing Diag	ıram	16				
12.	Orde	ering Info	ormation	16				
13.	Revi	sion Hist	8. Revision History10					

1. Pin Information

1.1 Pin Assignments




Figure 2. Pin Assignments - Top View

1.2 Pin Descriptions

Pin	Name	Function
1	V _{CTL}	Logic control pin. See Table 3 for logic control states.
2	RFC	RF common port. Matched to 50Ω in the insertion loss state only. If this pin is not 0V DC, then an external coupling capacitor must be used.
3	V _{CC}	Power supply. Bypass to GND with capacitors as close as possible to the pin.
4	RF2	RF2 port. Matched to 50Ω in the insertion loss state only. If this pin is not 0V DC, then an external coupling capacitor must be used.
5	GND	Ground. Ground this pin as close to the device as possible.
6	RF1	RF1 port. Matched to 50Ω in the insertion loss state only. If this pin is not 0V DC, then an external coupling capacitor must be used.
-	EP	Exposed pad. Internally connected to GND. Solder this exposed pad to a PCB pad that uses multiple ground vias to provide heat transfer out of the device into the PCB ground planes. These multiple ground vias are also required to achieve the specified RF performance.

2. Specifications

2.1 Absolute Maximum Ratings

Stresses beyond those listed below may cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Parameter			Maximum	Unit	
V _{CC} to GND	V _{cc} to GND			+6.0	V	
V _{CTL} to GND	V _{LOGIC}	-0.3	Lower of (V _{CC} + 0.3, 3.9)	٧		
RF1, RF2, RFC to GND		V_{RF}	-0.3	+0.3	V	
	100MHz ≤ f _{RF} ≤ 200MHz	P _{ABSCW1}	-	28		
Maximum Input CW Power, $Z_S = Z_L = 50\Omega$,	200MHz < f _{RF} ≤ 500MHz	P _{ABSCW2}	-	29	dBm	
$T_{EP} = 25$ °C, $V_{CC} = 5.25V$ (any port, insertion loss state) [1]	500MHz < f _{RF} ≤ 1GHz	P _{ABSCW3}	-	30		
(any port, insertion loss state)	1GHz < f _{RF} ≤ 6GHz	P _{ABSCW4}	-	31		
	f _{RF} > 6GHz	P _{ABSCW5}	-	30		
	100MHz ≤ f _{RF} ≤ 200MHz	P _{ABSPK1}	-	35		
$\begin{aligned} & \text{Maximum Peak Power,} \\ & Z_S = Z_L = 50\Omega, \end{aligned}$	200MHz < f _{RF} ≤ 500MHz	P _{ABSPK2}	-	36	dBm	
$T_{EP} = 25^{\circ}\text{C}, V_{CC} = 5.25\text{V}$ (any port, insertion loss state) [1] [2]	500MHz < f _{RF} ≤ 1GHz	P _{ABSPK3}	-	37	UDIII	
(any port, insertion loss state)	1GHz < f _{RF} ≤ 6GHz	P _{ABSPK4}	-	38		
	f _{RF} > 6GHz	P _{ABSPK5}	-	37		
Maximum Junction Temperature	T _{JMAX}	-	-	°C		
Storage Temperature Range	T _{STOR}	-65	+150	°C		
Lead Temperature (soldering, 10s)	T _{LEAD}	-	+260	°C		

^{1.} T_{EP} is the temperature of the exposed paddle.

2.2 ESD Ratings

ESD Model/Test	Symbol	Rating	Unit
Electrostatic Discharge – HBM (JEDEC/ESDA JS-001-2012)	V _{ESDHBM}	2000 (Class C2)	٧
Electrostatic Discharge – CDM (JEDEC 22-C101F)	V _{ESDCDM}	500 (Class C2)	V

^{2. 5%} duty cycle of 4.6ms period in a 50Ω environment.

2.3 Recommended Operating Conditions

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Power Supply Voltage	V _{CC}		2.7 [1]	3.3	5.5	V
Operating Temperature Range	T _{EP}	Exposed paddle	-40	+25	+105	°C
RF Frequency Range	f _{RF}		0.1		8	GHz
	P _{RF_CW}	CW, insertion loss state	S	ee Figure	3	
RF Input Power [2]	P _{RF_PULSE}	5% duty cycle of 4.6ms period, insertion loss state	See Figure 3		dBm	
RFC, RF1, RF2 Port Impedance	Z _{RF}			50		Ω

^{1.} Functional with reduced performance for $2.3V \le V_{CC} < 2.7V$.

^{2.} Levels based on: V_{CC} = 2.7V to 5.5V, 100MHz \leq f_{RF} \leq 8GHz, Z_S = Z_L = 50 Ω . See Figure 3 for power handling derating vs. RF frequency.




Figure 3. Maximum RF Input Operating Power vs. RF Frequency ($Z_S = Z_L = 50\Omega$)

2.4 Thermal Specifications

Parameter	Symbol	Value	Unit
Junction to Ambient Thermal Resistance	$\theta_{\sf JA}$	200	°C/W
Junction to Case Thermal Resistance (Case is defined as the exposed paddle)	θјс_вот	132	°C/W
Moisture Sensitivity Rating (Per J-STD-020)	-	MSL 1	-

2.5 Electrical Specifications

See F2950 Typical Application Circuit. Specifications apply when operated with V_{CC} = +3.3V, T_{EP} = +25°C, P_{IN} = 0dBm, Z_S = Z_L = 50 Ω , single tone and two tone signals applied at RF1 or RF2 and measured at RFC when in the ON state, PCB board trace and connector losses are de-embedded, unless otherwise noted.

Table 1. Electrical Characteristics (1)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Unit
Logic Input High Threshold	V _{IH}	V _{CTL} pin	1.1 [2]	-	Lower of (V _{CC} , 3.6)	V
Logic Input Low Threshold	V _{IL}	V _{CTL} pin	-0.3	-	0.6	V
Logic Current	I _{IH,} I _{IL}	V _{CTL} pin	-1	-	+1	μΑ
DC Current	I _{cc}		-	170	250 ^[1]	μΑ
		f _{RF} = 100MHz to 900MHz	-	0.54	0.74	
		f _{RF} = 900MHz to 2500MHz [3]	-	0.58	0.79	
Insertion Loss (DE1 or DE2 to DEC)		f _{RF} = 2500MHz to 3700MHz	-	0.61	0.83	٩D
Insertion Loss (RF1 or RF2 to RFC)	IL	f _{RF} = 3700MHz to 4900MHz	-	0.64	0.88	dB
		f _{RF} = 4900MHz to 6000MHz	-	0.67	0.90	
		f _{RF} = 6000MHz to 8000MHz	-	0.73	-	
		f _{RF} = 100MHz to 900MHz	48	53	-	
	ISO1	f _{RF} = 900MHz to 2500MHz	39	44	-	- dB
location (DE1 or DE0 to DE0)		f _{RF} = 2500MHz to 3700MHz	35	40	-	
Isolation (RF1 or RF2 to RFC)		f _{RF} = 3700MHz to 4900MHz	32	37	-	
		f _{RF} = 4900MHz to 6000MHz	-	34	-	
		f _{RF} = 6000MHz to 8000MHz	-	31	-	
		f _{RF} = 100MHz to 900MHz	50	54	-	
		f _{RF} = 900MHz to 2500MHz	40	44	-	
location (DE1 to DE0, DE0 to DE1)	ISO2	f _{RF} = 2500MHz to 3700MHz	35	40	-	
Isolation (RF1 to RF2, RF2 to RF1)	1502	f _{RF} = 3700MHz to 4900MHz	32	37	-	dB
		f _{RF} = 4900MHz to 6000MHz	-	34	-	
		f _{RF} = 6000MHz to 8000MHz	-	30	-	
		f _{RF} = 100MHz to 900MHz	-	25	-	
		f _{RF} = 900MHz to 2500MHz	-	23	-	
Deturn Loss (DEC. DE1, DE0)	Di	f _{RF} = 2500MHz to 3700MHz	-	22	-	40
Return Loss (RFC, RF1, RF2)	RL	f _{RF} = 3700MHz to 4900MHz	-	21	-	dB
		f _{RF} = 4900MHz to 6000MHz	-	20	-	
		f _{RF} = 6000MHz to 8000MHz	-	20	-	

^{1.} Items in min/max columns in *bold italics* are guaranteed by test.

^{2.} Items in min/max columns that are not bold italics are guaranteed by design characterization.

^{3.} Minimum or maximum specification confirmed by test at 2.5GHz and by design characterization over the whole frequency range.

Table 2. Electrical Characteristics (2)

Parameter	Symbol	Conditions		Minimum	Typical	Maximum	Unit
Input IP3	IIP3	$f_{RF} = 2.4 GHz$ at $P_{IN} = +24 dBm/t$ 100MHz tone spacing	$f_{RF} = 2.4 GHz$ at $P_{IN} = +24 dBm/tone$ 100MHz tone spacing		69	-	dDm
input ir 3	IIP3	$f_{RF} = 5.9 GHz$ at $P_{IN} = +24 dBm/t$ 100MHz tone spacing	one	-	69	-	dBm
Input IP2	IIP2	$f_1 = 700 MHz$, $f_2 = 1.7 GHz$ $P_{IN} = +24 dBm/tone$ Measure 2.4 GHz product		-	111	,	
input ir 2	IIFZ	$f_1 = 2.4 GHz$, $f_2 = 3.5 GHz$ $P_{IN} = +24 dBm/tone$ Measure 5.9GHz product		-	122	1	dBm
Second Harmonic	H2	f _{RF} = 2.4GHz, P _{IN} = +30dBm Measure 4.8GHz product		-	104	-	dPo
Second Harmonic	П2	f _{RF} = 5.9GHz, P _{IN} = +30dBm Measure 11.8GHz product		-	93	-	dBc
Third Heaves	110	f _{RF} = 2.4GHz, P _{IN} = +30dBm Measure 7.2GHz product		85	-	JD.	
Third Harmonic	H3	$f_{RF} = 5.9 GHz$, $P_{IN} = +30 dBm$ Measure 17.7 GHz product		-	85	-	- dBc
		f _{RF} = 2.4GHz		-	40	-	
Input 1dB compression [3]	P1dB	f _{RF} = 6GHz		-	40	-	dBm
		f _{RF} = 8GHz		-	39	-	
Spurious Output [4]	Pspur1	f _{OUT} > 5MHz All ports terminated, RBW = 10)Hz	-	-97	1	dDm
Spunous Output ¹³	Pspur2	f _{OUT} ≤ 5MHz All ports terminated, RBW = 100Hz		-	-125	-	dBm
		Peak transient during	Rise	-	10	-	
Through on RF Ports VID _{FT} 20ns rise (3.3V to		switching. Measured with 20ns rise time, 0V to 3.3V (3.3V to 0V) control pulse applied to V _{CTL} .	Fall	-	21	-	mVpp
		50% V _{CTL} to 90% RF		-	170	230	
Switching Time [5]	Q\\/	50% V _{CTL} to 10% RF		-	170	230	ns
Switching Time [5]	SW _{TIME}	50% V _{CTL} to 99% RF		-	190	270	
		50% V _{CTL} to 1% RF		-	190	270	
Maximum Switching Rate	SW _{RATE}	-		-	125	-	kHz

^{1.} Items in min/max columns in *bold italics* are confirmed by test.

^{2.} Items in min/max columns that are not bold italics are confirmed by design characterization.

^{3.} The input 1dB compression point is a linearity figure of merit. Refer to the Absolute Maximum Ratings section and Figure 3 for the maximum RF input power.

^{4.} Spurious due to on-chip negative voltage generator. Spurious fundamental is approximately 5.7MHz.

^{5.} $f_{RF} = 1 GHz$. Rise and fall time of $V_{CTL} = 20 ns$.

3. Typical Operating Conditions (TOCs)

Unless otherwise noted:

- $V_{CC} = +3.3V$
- T_{EP} = 25°C
- $Z_S = Z_L = 50\Omega$
- f_{RF} = 1GHz
- Small signal tests done at 0dBm input power
- All temperatures are referenced to the exposed paddle
- Evaluation Kit traces and connector losses are de-embedded

4. Typical Performance Characteristics [1]




Figure 4. RF1 to RFC Insertion Loss vs. Frequency
Across Temperature




Figure 6. RF1 to RFC Isolation vs. Frequency Across Temperature




Figure 8. RF1 to RF2 Isolation vs. Frequency Across Temperature [RF1 Selected]




Figure 5. RF2 to RFC Insertion Loss vs. Frequency
Across Temperature




Figure 7. RF2 to RFC Isolation vs. Frequency Across Temperature




Figure 9. RF2 to RF1 Isolation vs. Frequency Across Temperature [RF2 Selected]

5. Typical Performance Characteristics [2]




Figure 10. RF1 Return Loss vs. Frequency Across
Temperature [RF1 Selected]




Figure 12. RFC Return Loss vs. Frequency Across
Temperature [RF1 Selected]




Figure 14. EVKit PCB and Connector Thru Loss vs.
Frequency Across Temperature




Figure 11. RF2 Return Loss vs. Frequency Across
Temperature [RF2 Selected]




Figure 13. RFC Return Loss vs. Frequency Across
Temperature [RF2 Selected]

6. Typical Performance Characteristics [3]




Figure 15. Switching Time Isolation to Insertion Loss
State



Figure 16. Switching Time Insertion Loss to Isolation State

7. Control Mode

Table 3. Switch Control Truth Table

V _{CTL}	RFC to RF1	RFC to RF2
LOW	OFF	ON
HIGH	ON	OFF

8. Application Information

8.1 Default Start-up

The V_{CTL} control pin includes no internal pull-down resistors to logic LOW or pull-up resistors to logic HIGH.

8.2 Power Supplies

A common V_{CC} power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate slower than $1V/20\mu s$. In addition, all control pins should remain at 0V ($\pm 0.3V$) while the supply voltage ramps up or while it returns to zero.

8.3 Control Pin Interface

If a clean control signal cannot be guaranteed due to overshoot, undershoot, ringing, etc., the following circuit at the input of the control pin is recommended.




Figure 17. Control Pin Signal Integrity Improvement Circuit

9. Evaluation Kit

9.1 Evaluation Kit Picture




Figure 18. Top View




Figure 19. Bottom View

9.2 Evaluation Kit / Applications Circuit




Figure 20. Electrical Schematic

Table 4. Bill of Material (BOM)

Part Reference	QTY	Description	Manufacturer Part #	Manufacturer
C1	1	0.1µF ±10%, 16V, X7R, Ceramic Capacitor (0402)	GRM155R71C104K	Murata
C2 – C8	0	Not Installed (0402)	-	-
R1, R2	2	0Ω, 1/10W, Jumper (0402)	ERJ-2GE0R00X	Panasonic
J1 – J5	5	50Ω Edge SMA Connector	142-0761-881	Cinch Connectivity
J6	1	Conn Header Vert 4x2 Pos Gold	67997-108HLF	Amphenol FCI
U1	U1 1 SP2T Switch 1.5mm x 1.5mm 6-pin NEG6 DFN		F2950NEGK6	Renesas
	1 Printed Circuit Board		F2950 EVKit	Renesas

9.3 Evaluation Kit (EVKit) Operation

9.3.1. External Supply Setup

- 1. Set up a VCC power supply in the voltage range of 2.7V to 5.5V with the power supply output disabled.
- 2. Connect the disabled VCC supply connection to J6 pin 3 or 5 and GND to J6 pin 2, 4, 6, or 8.

9.3.2. Logic Control Setup

- 1. With the logic control line disabled, set the logic HIGH and LOW levels to satisfy the levels stated in the electrical specifications table.
- 2. Connect the disabled logic control line to VCTL (pin 1 of J6) and GND to J6 pin 2, 4, 6, or 8.

9.3.3. Turn On Procedure

- 1. Set up the supplies and EVKit as noted in the External Supply Setup and Logic Control Setup sections above.
- 2. Enable the VCC supply.
- 3. Enable the logic control signal.
- 4. Set the VCTL logic setting to achieve the desired Table 3 configuration. Note that the VCTL control logic should not be applied without VCC being present.
- 5. Enable any RF signal.

9.3.4. Turn Off Procedure

- 1. Disable any applied RF signal.
- 2. Set VCTL to GND.
- 3. Disable the VCC supply.

10. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

11. Marking Diagram



- Line 1: Y = last digit of the year, BA = sequential letters for traceability purposes
- Line 2: Pin 1 dot, 2 = F2950 part number code


12. Ordering Information

Part Number	Package Description	MSL Rating	Carrier Type	Temperature Range
F2950NEGK	1.5mm x 1.5mm x	MSL1	Cut Tape	-40°C to +105°C
F2950NEGK8	0.55mm <u>NEG6</u> DFN	MSL1	Reel	-40°C 10 +105°C
F2950EVBI		Evaluation	n Board	


13. Revision History

Revision	Date	Description
1.01	Mar 9, 2022	Updated the IIP2 specifications.
1.00	Aug 8, 2017	Initial release.


	REVISIONS					
REV	DESCRIPTION	DATE	APPROVED			
00	INITIAL RELEASE	4/20/16	JH			



TOP VIEW



SIDE VIEW



BOTTOM VIEW




ALL FEATURES

NOTES:

- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.

TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR X± ±1°		6024 Silver Creek Valley Road San Jose CA 95138 PHONE: (408) 284–8200				
XX± XXX±		www.IDT.com FAX: (408) 284–8591				
APPROVALS	ROVALS DATE TITLE NEG6 PACKAGE OUTLINE					
DRAWN RAC	4/20/16	1.5 x 1.5 mm BODY				
CHECKED		0.50 mm PITCH DFN				
		SIZE	DRAWING No.			REV
		C PSC-4653			00	
		DO NO	DO NOT SCALE DRAWING SHEET 1		OF 2	

REVISIONS					
REV	DESCRIPTION	DATE	APPROVED		
00	INITIAL RELEASE	4/20/16	Ŧ		



RECOMMENDED LAND PATTERN DIMENSION

NOTES:

- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
- 2. TOP DOWN VIEW AS VIEWED ON PCB.
- 3. NSMD PATTERN ASSUMED.
- 4. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

	CIFIED ANGULAR ±1°	WW	PH	024 Silver (an Jose CA HONE: (408) AX: (408) 2	95138 284–8200	
APPROVALS	THE					
DRAWN RAC	4/20/16	1.5 x 1.5 mm BODY				
CHECKED		0.50 mm PITCH DFN				
		SIZE	DRAWING No.			REV
		С	C PSC-4653			00
		DO NOT SCALE DRAWING SHEET 2			OF 2	

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/