


Sample &

Buy





SLVS908D - FEBRUARY 2009 - REVISED JUNE 2015

# TPS22949x Current-Limited Load Switch With Low Noise Regulation Capability

Technical

Documents

#### Features 1

- Integrated Current Limiter
  - Input Voltage Range: 1.62 V to 4.5 V
  - Low ON-Resistance
    - r<sub>ON</sub> = 300-m $\Omega$  at V<sub>IN</sub> = 4.5 V
    - r<sub>ON</sub> = 350-m $\Omega$  at V<sub>IN</sub> = 3.3 V
    - $r_{ON} = 400 m\Omega$  at  $V_{IN} = 2.5 V$
    - r<sub>ON</sub> = 600-m $\Omega$  at V<sub>IN</sub> = 1.8 V
  - Integrated 100-mA Minimum Current Limit
  - Undervoltage Lockout
  - Fast-Current Limit Response Time
  - Integrated Fault Blanking and Auto Restart
- Stable Without Current Limiter Output Capacitor (TPS22949A Only)
- Integrated Low-Noise RF LDO
  - Input Voltage Range: 1.62 V to 4.5 V
  - Low Noise: 50 µVrms (10 Hz to 100 kHz)
  - 80-dB V<sub>IN</sub> PSRR (10 Hz to 10 kHz)
  - Fast Start-Up Time: 130 µs
  - Low Dropout 100 mV at I<sub>load</sub> =100 mA
  - Integrated Output Discharge
  - Stable With 2.2-µF Output Capacitor
- 1.8-V Compatible Control Input Threshold
- ESD Performance Tested Per JESD 22
  - 3500 V Human Body Model (A114-B, Class II)
  - 1000 V Charged Device Model (C101)
- Tiny 8-Terminal YZP Package (1.9 mm × 0.9 mm, 0.5-mm Pitch, 0.5-mm Height) and WSON-8 (DRG) 3.0 mm × 3.0 mm

## 2 Applications

- **Fingerprint Module Protection**
- Portable Consumer Electronics
- Smart Phones
- Notebooks
- **Control Access Systems**

## 3 Description

Tools &

Software

The TPS22949 and TPS22949A are devices that provide protection to systems and loads in highcurrent conditions. The device contains a 500-m $\Omega$ current-limited P-channel MOSFET that can operate over an input voltage range of 1.62 V to 4.5 V as well as a low-dropout (LDO) regulator with a fixed output voltage of 1.8 V.

Support &

Community

2.2

The switch is controlled by an on/off input (EN1), which can interface directly with low-voltage control signals. When the switch current reaches the maximum limit, the TPS22949/TPS22949A operates in a constant-current mode to prohibit excessive currents from causing damage. If the constant current condition persists after 12 ms, these devices shut off the switch and pull the fault signal pin (OC) low. The TPS22949/TPS22949A has an auto-restart feature that turns the switch on again after 70 ms if the EN1 pin is still active.

The output of the current limiter is internally connected to an RF low-dropout (LDO) regulator that offers good AC performance with very low ground current, good power supply rejection ratio (PSRR), low noise, fast start-up, and excellent line and load transient response. The output of the regulator is stable with ceramic capacitors. This LDO uses a precision voltage reference and feedback loop to achieve overall accuracy of 2% over all load, line, process, and temperature variations.


Device Information <sup>(1)</sup>							
PART NUMBER	PACKAGE	BODY SIZE (NOM)					
TPS22949	DSBGA (8)	1.90 mm × 0.90 mm					
TPS22949A	DSBGA (8)	1.90 mm × 0.90 mm					
TT OLLOHON	WSON (8)	3.00 mm × 3.00 mm					

. .

.. (1)

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **Typical Application Schematic**





## **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Des	cription (continued) 3
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings 5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics 6
	7.6	Current Limiter Electrical Characteristics
	7.7	Low-Noise LDO Regulator Electrical Characteristics 7
	7.8	Current Limiter Switching Characteristics 7
	7.9	Typical Characteristics 8
8	Deta	ailed Description 15
	8.1	Overview

	8.2	Functional Block Diagram	. 15
	8.3	Feature Description	. 16
	8.4	Device Functional Modes	. 17
9	Appl	ication and Implementation	. 18
	9.1	Application Information	. 18
	9.2	Typical Application	. 19
	9.3	System Examples	. 21
10	Pow	er Supply Recommendations	22
11	Layo	out	22
		Layout Guidelines	
	11.2	Layout Example	. 22
12	Devi	ce and Documentation Support	23
	12.1	Related Links	. 23
	12.2	Community Resources	. 23
	12.3	Trademarks	. 23
	12.4	Electrostatic Discharge Caution	. 23
	12.5	Glossary	. 23
13	Mec	hanical, Packaging, and Orderable	
		mation	23

## 4 Revision History

•

2

## Changes from Revision C (January 2010) to Revision D Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and

boolion, rower cappy recommendations coolion, Layour coolion, Device and Decamentation capport coolion, and	
Mechanical, Packaging, and Orderable Information section	1
Deleted Dissipation Ratings table	5

www.ti.com

Page




### **5** Description (continued)

The TPS22949A integrates additional internal circuitry that increases the current limit of the switch during the power-up sequence. This feature allows the TPS22949A to operate without a storage capacitor at the input of the LDO.

The TPS22949 and TPS22949A are available in a space-saving 8-terminal WCSP (YZP) or in an 8-pin WSON package (DRG). Both devices are characterized for operation over the free-air temperature range of -40°C to 85°C.



## 6 Pin Configuration and Functions



The exposed center pad, if used, must be connected as a secondary GND or left electrically open.

#### **Pin Functions**

PIN		PIN				DECODIDITION
NAME	DSBGA	WSON	I/O	DESCRIPTION		
EN1	D2	4	Ι	Power switch control input. Active high. Do not leave floating.		
EN2	A2	1	Ι	LDO control input. Active high. Do not leave floating.		
GND	B2	2		Ground		
OC	D1	5	0	Overcurrent output flag. Active low, open-drain output that indicates an overcurrent, supply undervoltage, or overtemperature state.		
V <sub>+</sub>	A1	8	Ι	Supply voltage		
V <sub>IN</sub>	C2	3	Ι	Supply input. Input to the power switch; bypass this input with a ceramic capacitor to ground.		
V <sub>OUTCL</sub>	C1	6	0	Switch output. Output of the power switch		
V <sub>OUTLDO</sub>	B1	7	0	LDO output. Output of the RF LDO fixed to 1.8 V <sup>(1)</sup> .		

(1) Output voltages from 0.9 V to 3.6 V in 50-mV increments are available through the use of innovative factory EEPROM programming; minimum order quantities may apply. Contact factory for details and availability.

#### YZP Package Pin Assignments

D	EN1	OC						
С	V <sub>IN</sub>	V <sub>OUTCL</sub>						
В	GND	V <sub>OUTLDO</sub>						
А	EN2	V <sub>+</sub>						
	2	1						



#### TPS22949, TPS22949A SLVS908D – FEBRUARY 2009 – REVISED JUNE 2015

## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

			MIN	MAX	UNIT
VI	Input voltage	V <sub>IN</sub> , EN1, EN2, V <sub>+</sub>	-0.3	6	V
V <sub>OUTCL</sub>	Current limiter output voltage			V <sub>IN</sub> + 0.3	V
TJ	Operating junction temperature		-40	105	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>			
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input voltage <sup>(1)</sup>	1.62	4.5	V
V <sub>OUTCL</sub>	Current limiter output voltage		V <sub>IN</sub>	V
V <sub>+</sub>	Supply voltage	2.6	5.5	V
CIN	Input capacitor	1		μF
T <sub>A</sub>	Ambient free-air temperature	-40	85	°C
CONTRO	L INPUTS (EN1, EN2)			
VIH	High-level input voltage	1.4	5.5	V
V <sub>IL</sub>	Low-level input voltage		0.4	V

(1) See the Application and Implementation.

## 7.4 Thermal Information

		TPS2		
	THERMAL METRIC <sup>(1)</sup>	YZP [DSBGA]	DRG [WSON]	UNIT
		8 PINS	8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	105.8	51.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	1.6	65.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.8	25.9	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	3.1	1.3	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	10.8	26	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	6.1	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

#### TPS22949, TPS22949A

SLVS908D-FEBRUARY 2009-REVISED JUNE 2015



www.ti.com

#### 7.5 Electrical Characteristics

 $T_A = -40^{\circ}C$  to 85°C (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	<b>TYP</b> <sup>(1)</sup>	MAX	UNIT	
I <sub>GND</sub>	Ground pin current	EN1 and EN2 = $V_+$ $V_+ = V_{OUT} + 1.4 V \text{ or } 2.5,$ $V_{OUTCL} \ge V_{OUTLDO} + 0.5 V$ $I_{OUT2} = 0 \text{ mA}$		85	110	μA		
I <sub>GNDCL</sub>	Ground pin current (current limiter only)	EN1 = V <sub>+</sub> and EN2 = 0			40	75	μA	
I <sub>GND(OFF)</sub>		EN1 and EN2 = GND,	$V_{IN} = V_{+} = 3.3 V$			2		
	OFF-state ground pin current	V <sub>OUTCL</sub> = Open, V <sub>OUTLDO</sub> = Open	$V_{IN} = 3.6 V, V_{+} = 5.5 V$			6	μA	
I <sub>EN2</sub>	Enable pin 2 current, enabled	$VEN2 = V_{+} = 5.5 V, V_{IN} = 4$	4.5 V			1	μA	
I <sub>EN1</sub>	Enable pin 1 current, enabled	$VEN1 = V_{+} = 5.5 V, V_{IN} =$	4.5 V			1	μA	
	Chutdown thread old (T.)	TPS22949			122			
	Shutdown threshold (T <sub>A</sub> )	TPS22949A			135			
Thermal	Datum form alcutelance	TPS22949			112		°C	
shutdown	Return from shutdown	TPS22949A			120			
		TPS22949			10			
	Hysteresis	TPS22949A			10			

(1) Typical values are at  $V_{IN}$  = 3.3 V and  $T_A$  = 25°C.

#### 7.6 Current Limiter Electrical Characteristics

over operating free-air temperature range, V<sub>+</sub> = 3.3 V, EN1 = V<sub>+</sub>, EN2 = GND (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T <sub>A</sub>	YZP	РАСКА	GE	DRG PACKAGE			UNIT
P.	FARAMETER		TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
			V <sub>IN</sub> = 4.5 V	25°C		0.3	0.4		0.4	0.5	
			V <sub>IN</sub> = 4.5 V	Full			0.5			0.6	
			V <sub>IN</sub> = 3.3 V	25°C		0.35	0.6		0.45	0.7	
			v <sub>IN</sub> = 3.3 v	Full			0.7			0.8	
r	ON-state resistance	I <sub>OUT</sub> = 20 mA	V <sub>IN</sub> = 2.5 V	25°C		0.4	0.7		0.5	0.8	Ω
r <sub>ON</sub>	ON-State resistance	$I_{OUT} = 20 IIIA$	V <sub>IN</sub> = 2.5 V	Full			0.8			0.9	12
			V <sub>IN</sub> = 1.8 V	25°C		0.6	0.9		0.7	1	-
				Full			1.0			1.1	
			V <sub>IN</sub> = 1.62 V	25°C		0.7	1.0		0.8	1.1	
				Full			1.1			1.2	
I <sub>LIM</sub>	Current limit	$V_{OUT} = 3 V$	$V_{IN} = 3.3 V$	Full	100	150	200	100	150	200	
I <sub>LIM (INRUSH)</sub>	Power-ON inrush current limit (TPS22949A only)	V <sub>OUT</sub> = 3 V	V <sub>IN</sub> = 3.3 V	Full		750			750		mA
UVLO-CL	Undervoltage shutdown	V <sub>IN</sub> increasing			1.39	1.49	1.59	1.39	1.49	1.59	V
	Undervoltage shutdown hysteresis					30			30		mV
	OC output logic low	I <sub>SINK</sub> = 10 mA	$V_{IN} = 4.5 V$	Full		0.1	0.3		0.1	0.3	V
	voltage	ISINK - TO THA	$V_{IN} = 1.8 V$	i uli		0.2	0.4		0.2	0.4	v



### 7.7 Low-Noise LDO Regulator Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CON	MIN	TYP	MAX	UNIT		
V <sub>OUTLDO</sub>	Output voltage <sup>(1)</sup>			1.76	1.8	1.84	V	
AN/ /AN/	V <sub>IN</sub> line regulation	$V_{IN} = V_{OUTLDO} + 0.5 V$ to 4.5 V	, I <sub>OUT</sub> = 1 mA		±0.1		%/V	
$\Delta V_{OUTLDO} / \Delta V_{IN}$	V <sub>IN</sub> line transient	$\Delta V_{IN} = 400 \text{ mV}, t_r = t_f = 1  \mu\text{s}$			±2		mV	
$\Delta V_{OUTLDO} / \Delta V_{+}$	V <sub>+</sub> line regulation	$V_{IN} = V_{OUTLDO} + 1.4 \text{ V or } 2.5 \text{ V}$ $I_{OUT} = 1 \text{ mA}$		±0.1		%/V		
V <sub>+</sub> line transient		$\Delta V_{IN} = 600 \text{ mV}, t_r = t_f = 1  \mu\text{s}$			±5		mV	
A)/ /AI	Load regulation	I <sub>OUT2</sub> = 0 to 100 mA (no load to		±0.01		%/V		
$\Delta V_{OUTLDO} / \Delta I_{OUT2}$	Load transient	$I_{OUT2} = 0$ to 100 mA, $t_r = t_f = 1$		±35		mV		
V <sub>DO</sub>	Dropout voltage ( $V_{DO} = V_{IN} - V_{OUTLDO}$ )	$V_{IN} = V_{OUTLDO(NOM)} - 0.1 \text{ V}, \text{ V}_{+}$ $I_{OUT} = 100 \text{ mA}$		110	200	mV		
	Power supply rejection ratio		f = 10 Hz		75			
V <sub>IN</sub> PSRR			f = 100 Hz		75		dB	
		$V_{OUTCL} - V_{OUTLDO} \ge 0.5 V,$	f = 1 kHz		80			
		$V_{+} = V_{OUTLDO} + 1.4 V,$ $I_{OUT} = 100 \text{ mA},$	f = 10 kHz		80			
			f = 100 kHz		85			
			f = 1 MHz		85			
			f = 10 Hz		80			
			f = 100 Hz	80				
	Power supply	$V_{OUTCL} - V_{OUTLDO} \ge 0.5 V,$	f = 1 kHz		75		d٦	
V <sub>+</sub> PSRR	rejection ratio	$V_+ = V_{OUTLDO} + 1.4 V,$ $I_{OUT} = 100 \text{ mA},$	f = 10 kHz		65		dB	
			f = 100 kHz		55			
			f = 1 MHz		35			
V <sub>N</sub>	Output noise voltage	V <sub>+</sub> ≥2.5 V, V <sub>OUTLDO</sub> = V <sub>OUTCL</sub> + 0.5 V	BW = 10 Hz to 100 kHz		50		µVrms	
t <sub>STR</sub>	Start-up time	$V_{OUT}$ = 95%, $V_{OUT(NOM)}$ , $I_{OUT}$ = 100 mA, $C_{OUT}$		130	250	μs		
	Undervoltage lockout	V <sub>+</sub> rising		2.3	2.45	2.55	V	
UVLO-V+	Hysteresis	V <sub>+</sub> falling			150		mV	

(1) LDO output voltage is fixed at 1.8 V. However, output voltages from 0.9 V to 3.6 V in 50-mV increments are available through the use of innovative factory EEPROM programming; minimum order quantities may apply. Contact factory for details and availability.


## 7.8 Current Limiter Switching Characteristics

 $V_{\text{IN}}$  = 3.3 V,  $T_{\text{A}}$  = 25°C,  $R_{\text{L}}$  = 500  $\Omega,$   $C_{\text{L}}$  = 0.1  $\mu\text{F}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t <sub>ON</sub>	Turnon time	$R_L = 500 \ \Omega, \ C_{CL} = 0.1 \ \mu F$		95		μs
t <sub>OFF</sub>	Turnoff time	$R_L = 500 \ \Omega, \ C_{CL} = 0.1 \ \mu F$		2		μs
t <sub>r</sub>	V <sub>OUT</sub> rise time	$R_L = 500 \ \Omega, \ C_{CL} = 0.1 \ \mu F$		25		μs
t <sub>f</sub>	V <sub>OUT</sub> fall time	$R_L = 500 \ \Omega, \ C_{CL} = 0.1 \ \mu F$		10		μs
t <sub>BLANK</sub>	Overcurrent blanking time		6	12	18	ms
t <sub>RSTRT</sub>	Auto-restart time		40	80	120	ms
t <sub>INRUSH</sub>	Power-ON inrush current limit time (TPS22949A only)	$R_L = 500 \ \Omega, \ C_{CL} = 0.1 \ \mu F$		150		μs
	Chart aire uit response time	$V_{IN} = V_{EN1} = 3.3 V$ , moderate overcurrent condition		11		
	Short-circuit response time	$V_{IN} = V_{EN1} = 3.3 \text{ V}$ , hard short		5		μs




## 7.9 Typical Characteristics





#### **Typical Characteristics (continued)**



Copyright © 2009–2015, Texas Instruments Incorporated


Submit Documentation Feedback 9

#### TPS22949, TPS22949A SLVS908D – FEBRUARY 2009 – REVISED JUNE 2015

TEXAS INSTRUMENTS


www.ti.com

## **Typical Characteristics (continued)**






### **Typical Characteristics (continued)**




### **Typical Characteristics (continued)**





### **Typical Characteristics (continued)**




#### TPS22949, TPS22949A SLVS908D – FEBRUARY 2009 – REVISED JUNE 2015



www.ti.com

### **Typical Characteristics (continued)**





## 8 Detailed Description

### 8.1 Overview

The TPS22949 and TPS22949A are devices that provide protection to systems and loads in high-current conditions. The device contains a 500-m $\Omega$  current-limited P-channel MOSFET that can operate over an input voltage range of 1.62 V to 4.5 V. In addition, these devices feature a low-dropout regulator (LDO) with a fixed output voltage of 1.8 V. When the switch current reaches the maximum limit, the TPS22949/TPS22949A operates in a constant-current mode to prohibit excessive currents from causing damage. The fault signal pin (OC) will signal the constant current condition if it persists after 12 ms. The output of the current limiter is internally connected to the LDO.

## 8.2 Functional Block Diagram




Figure 41. Simplified Block Diagram

TEXAS INSTRUMENTS

www.ti.com

## **Functional Block Diagram (continued)**




Figure 42. Detailed Block Diagram

### 8.3 Feature Description

### 8.3.1 Undervoltage Lockout (UVLO)

The undervoltage lockout turns off the switch if the input voltage drops below the undervoltage lockout threshold. With the ON pin active, the input voltage rising above the undervoltage lockout threshold causes a controlled turnon of the switch, which limits current overshoots. The TPS22949 and TPS22949A also have a UVLO on the  $V_+$  bias voltage and keep the output of the LDO shut off until the internal circuitry is operating properly.

### 8.3.2 Fault Reporting

When an overcurrent, input undervoltage, or overtemperature condition is detected, OC is set active low to signal the fault mode. OC is an open-drain MOSFET and requires a pullup resistor between  $V_{IN}$  and OC. During shutdown, the pulldown on OC is disabled, thus reducing current draw from the supply.

#### 8.3.3 Current Limiting

When the switch current reaches the maximum limit, the TPS22949/TPS22949A operates in a constant-current mode to prohibit excessive currents from causing damage. TPS22949/TPS22949A has a minimum current limit of 100 mA.



## 8.4 Device Functional Modes

Table 1 summarizes the LDO state as determined by the EN1 and EN2 pins.

### Table 1. Function Table

STATE OF THE DEVICE	EN1	EN2
Current limiter and LDO disabled	0	х
Current limiter enabled and LDO disabled	1	0
Current limiter and LDO enabled	1	1



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

This application illustrates the TPS22949 and TPS22949A configured with a 100-mA sinking load with both enables tied to the same input voltage.

#### 9.1.1 Input Voltage

The input voltage ( $V_{IN}$ ) of the current limiter is set from 1.62 V to 4.5 V, however if both the current limiter and the LDO are enabled, the user must be careful to keep the input voltage ( $V_{IN}$ ) greater than 1.8 V + (voltage drop through the switch) + (voltage drop through the LDO); otherwise, the LDO does not have a high enough internal input signal to operate properly.

A current limiter input voltage ramp time less than the blanking time (approximately 10 ms typical) is recommended. If the ramp time extends beyond the blanking period, then the current limiter goes into recycle, and the system may not start or operate properly.


#### 9.1.2 Input/Output Capacitors

Although an input capacitor is not required for stability of on the input pin ( $V_{IN}$ ), it is good analog design practice to connect a 0.1- $\mu$ F to 1- $\mu$ F low equivalent series resistance (ESR) capacitor across the IN pin input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher value capacitor may be necessary if large, fast rise time load transients are anticipated, or if the device is located close to the power source. If source impedance is not sufficiently low, a 0.1- $\mu$ F input capacitor may be necessary to ensure stability. The V<sub>+</sub> bias pin does not require an input capacitor because it does not source high currents. However, if source impedance is not sufficiently low, a small 0.1- $\mu$ F bypass capacitor is recommended.

A 0.1- $\mu$ F capacitor C<sub>CL</sub>, must be placed between V<sub>OUTCL</sub> and GND. This capacitor prevents parasitic board inductances from forcing V<sub>OUTCL</sub> below GND when the switch turns off.



### 9.2 Typical Application



#### Figure 43. TPS22949/TPS22949A Typical Application With Both Enable Pins Tied to the Input Voltage

### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

DESIGN PARAMETER	EXAMPLE VALUE
V <sub>IN</sub>	3.3 V
V+	3.3 V
C <sub>IN</sub>	4.7 μF
CLDO	2.2 μF

#### Table 2. Design Parameters

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Start-Up Sequence

For the TPS22949, the total output capacitance must be kept below a maximum value,  $C_{CL(max)}$ , to prevent the part from registering an overcurrent condition and turning off the switch. The maximum output capacitance can be determined from Equation 1:

$$C_{CL} = I_{LIM(MAX)} \times t_{BLANK(MIN)} \div V_{IN}$$

(1)

Due to the integral body diode in the PMOS switch, a  $C_{IN}$  greater than  $C_{CL}$  is highly recommended. A  $C_{CL}$  greater than  $C_{IN}$  can cause  $V_{OUTCL}$  to exceed  $V_{IN}$  when the system supply is removed. This could result in current flow through the body diode from  $V_{OUTCL}$  to  $V_{IN}$ .

On TPS22949, a storage capacitor ( $C_{CL}$ ) at the output of the current limiter is recommended to provide enough current to the LDO during the start-up sequence. The storage capacitor is needed to reduce the amount of inrush current supplied through the current-limited load switch to the LDO during the power-up sequence (see Figure 44). If the  $C_{CL}$  capacitor is too small, the inrush current needed to start the LDO and charge  $C_{LDO}$  could be interpreted by the current limiter as an overcurrent and, therefore, trigger the current-limiting feature of the switch. The switch would then try to limit the current to the 100-mA limit, and the user would see an undesired drop on the supply line (see Figure 45).

Copyright © 2009–2015, Texas Instruments Incorporated

#### TPS22949, TPS22949A SLVS908D – FEBRUARY 2009 – REVISED JUNE 2015

www.ti.com


**ISTRUMENTS** 

FXAS

On TPS22949A, the storage capacitor ( $C_{CL}$ ) is not required. TPS22949A integrates an additional internal circuitry that increases the current limit of the switch to approximately 750 mA (that is,  $I_{LIM(INRUSH)}$ ) for about 250 µs (that is,  $t_{INRUSH}$ ), initiated when the internal circuitry of the LDO is operating properly (that is, when the UVLO of the LDO bias ( $V_+$ ) is disabled ( $V_+ > 2.6$  V). Because the current limit is increased during the power-up sequence, a potential inrush current through the LDO is not interpreted by the current limiter as an overcurrent. The current needed by the LDO is then be supplied by the input capacitor ( $C_{IN}$ ) of the current limiter (see Figure 45).

The TPS22949 LDO (V<sub>OUTLDO</sub>) is designed to be stable with standard ceramic capacitors with values of 2.2  $\mu$ F or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR must be less than 250 m $\Omega$ . Figure 43, Figure 44, and Figure 45 illustrate the behavior of the TPS22949 and TPS22949A with a 100-mA sinking load and different capacitor values for a typical application where both enables are tied to the same input voltage (see Figure 43).

### 9.2.3 Application Curves





### 9.3 System Examples




Figure 47. TPS22949 Typical Application Schematic




Figure 48. TPS22949A Typical Application Schematic



### **10 Power Supply Recommendations**


The device is designed to operate from a V+ range of 2.6 V to 5.5 V and VIN range of 1.62 V to 4.5 V (without using the LDO) or >1.8 V to 4.5 V (when using the LDO). This supply must be placed as close to the device pin as possible with the recommended input bypass capacitor. If the supply is located more than a few inches from the device pins, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10  $\mu$ F may be sufficient.

## 11 Layout

#### 11.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, V+, VOUTLDO, VOUTCL, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

### 11.2 Layout Example







## **12 Device and Documentation Support**

#### 12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS22949	Click here	Click here	Click here	Click here	Click here
TPS22949A	Click here	Click here	Click here	Click here	Click here

#### Table 3. Related Links

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS22949ADRGR	ACTIVE	SON	DRG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZUG	Samples
TPS22949AYZPR	NRND	DSBGA	YZP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(4Z, 4Z2)	
TPS22949YZPR	NRND	DSBGA	YZP	8	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(4Y, 4Y2)	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





## PACKAGE OPTION ADDENDUM

31-May-2023




## TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22949ADRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS22949AYZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1



## PACKAGE MATERIALS INFORMATION


13-Aug-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22949ADRGR	SON	DRG	8	3000	356.0	356.0	35.0
TPS22949AYZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

## **MECHANICAL DATA**



E. JEDEC MO-229 package registration pending.




# **DRG0008A**



## **PACKAGE OUTLINE**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **DRG0008A**

# **EXAMPLE BOARD LAYOUT**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




## **DRG0008A**

# **EXAMPLE STENCIL DESIGN**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




# **YZP0008**



## **PACKAGE OUTLINE**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




# YZP0008

# **EXAMPLE BOARD LAYOUT**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).




# YZP0008

# **EXAMPLE STENCIL DESIGN**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated