BENCHMARQ

bq2204A

X4 SRAM Nonvolatile Controller Unit

Features

- Power monitoring and switching for 3-volt battery-backup applications
- Write-protect control
- 2-input decoder for control of up to 4 banks of SRAM
- 3-volt primary cell inputs
- Less than 10ns chip-enable propagation delay
- 5% or 10% supply operation

General Description

The CMOS bq2204A SRAM Non-volatile Controller Unit provides all necessary functions for converting up to four banks of standard CMOS SRAM into nonvolatile read/write memory.

A precision comparator monitors the 5V V_{CC} input for an out-of-tolerance condition. When out-of-tolerance is detected, the four conditioned chip-enable outputs are forced inactive to write-protect up to four banks of SRAM.

During a power failure, the external SRAMs are switched from the V_{CC} supply to one of two 3V backup supplies. On a subsequent power-up, the SRAMs are write-protected until a power-valid condition exists.

During power-valid operation, a two-input decoder transparently selects one of up to four banks of SRAM.

Pin Connections

V_{OUT}	1	16	V_{CC}
BC_2	2	15	BC_1
NC	3	14	$\overline{CE}$
A	4	13	$\overline{CE}_{CON1}$
B	5	12	$\overline{CE}_{CON2}$
NC	6	11	$\overline{CE}_{CON3}$
THS	7	10	$\overline{CE}_{CON4}$
V_{SS}	8	9	NC

16-Pin Narrow DIP or SOIC

PN220401.eps

Pin Names

V_{OUT}	Supply output
BC_1–BC_2	3 volt primary backup cell inputs
THS	Threshold select input
$\overline{CE}$	chip-enable active low input
$\overline{CE}_{CON1}$–$\overline{CE}_{CON4}$	Conditioned chip-enable outputs
A–B	Decoder inputs
NC	No connect
V_{CC}	+5 volt supply input
V_{SS}	Ground

Functional Description

Up to four banks of CMOS static RAM can be battery-backed using the V_{OUT} and conditioned chip-enable output pins from the bq2204A. As V_{CC} slews down during a power failure, the conditioned chip-enable outputs $\overline{CE}_{CON1}$ through $\overline{CE}_{CON4}$ are forced inactive independent of the chip-enable input $\overline{CE}$.

This activity unconditionally write-protects the external SRAM as V_{CC} falls below an out-of-tolerance threshold V_{PFD}. V_{PFD} is selected by the threshold select input pin, THS. If THS is tied to V_{SS}, the power-fail detection occurs at 4.62V typical for 5% supply operation.

If THS is tied to V_{CC}, power-fail detection occurs at 4.37V typical for 10% supply operation. The THS pin must be tied to V_{SS} or V_{CC} for proper operation.

If a memory access is in process to any of the four external banks of SRAM during power-fail detection, that memory cycle continues to completion before the memory is write-protected. If the memory cycle is not terminated within time t_{WPT}, all four chip-enable outputs are unconditionally driven high, write-protecting the controlled SRAMs.

Dec. 1992 B

1

bq2204A

As the supply continues to fall past V_{PFD}, an internal switching device forces V_{OUT} to one of the two external backup energy sources. $\overline{CE}_{CON1}$ through $\overline{CE}_{CON4}$ are held high by the V_{OUT} energy source.

During power-up, V_{OUT} is switched back to the 5V supply as V_{CC} rises above the backup cell input voltage sourcing V_{OUT}. Outputs $\overline{CE}_{CON1}$ through $\overline{CE}_{CON4}$ are held inactive for time t_{CER} (120ms maximum) after the power supply has reached V_{PFD}, independent of the $\overline{CE}$ input, to allow for processor stabilization.

During power-valid operation, the $\overline{CE}$ input is passed through to one of the four $\overline{CE}_{CON}$ outputs with a propagation delay of less than 10ns. The $\overline{CE}$ input is output on one of the four $\overline{CE}_{CON}$ output pins depending on the level of the decode inputs at A and B as shown in the Truth Table.

The A and B inputs are usually tied to high-order address pins so that a large nonvolatile memory can be designed using lower-density memory devices. Nonvolatility and decoding are achieved by hardware hookup as shown in Figure 1.


FG220401.eps

Figure 1. Hardware Hookup (5% Supply Operation)

Energy Cell Inputs—BC_1, BC_2

Two backup energy source inputs are provided on the bq2204A. The BC_1 and BC_2 inputs accept a 3V primary battery (non-rechargeable), typically some type of lithium chemistry. If no primary cell is to be used on either BC_1 or BC_2, the unused input should be tied to V_{SS}.

V_{CC} falling below V_{PFD} starts the comparison of BC_1 and BC_2. The BC input comparison continues until V_{CC} rises above V_{SO}. Power to V_{OUT} begins with BC_1 and switches to BC_2 only when V_{BC1} is less than V_{BC2} minus V_{BSO}. The controller alternates to the higher BC voltage only when the difference between the BC input voltages is greater than V_{BSO}. Alternating the backup batteries allows one-at-a-time battery replacement and efficient use of both backup batteries.

To prevent battery drain when there is no valid data to retain, V_{OUT} and $\overline{CE}_{CON1-4}$ are internally isolated from BC_1 and BC_2 by either of the following conditions:

- Initial connection of a battery to BC_1 or BC_2, or

- Presentation of an isolation signal on $\overline{CE}$.

A valid isolation signal requires $\overline{CE}$ low as V_{CC} crosses both V_{PFD} and V_{SO} during a power-down. See Figure 2. Between these two points in time, $\overline{CE}$ must be brought to the point of $(0.48 \text{ to } 0.52)*V_{CC}$ and held for at least 700ns. The isolation signal is invalid if $\overline{CE}$ exceeds $0.54*V_{CC}$ at any point between V_{CC} crossing V_{PFD} and V_{SO}.

The appropriate battery is connected to V_{OUT} and $\overline{CE}_{CON1-4}$ immediately on subsequent application and removal of V_{CC}.

**Figure 2. Battery Isolation Signal**

Truth Table

Input			Output			
$\overline{CE}$	A	B	$\overline{CE}_{CON1}$	$\overline{CE}_{CON2}$	$\overline{CE}_{CON3}$	$\overline{CE}_{CON4}$
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	H	L	H	L	H	H
L	L	H	H	H	L	H
L	H	H	H	H	H	L

Absolute Maximum Ratings

Symbol	Parameter	Value	Unit	Conditions
V_{CC}	DC voltage applied on V_{CC} relative to V_{SS}	-0.3 to +7.0	V	
V_T	DC voltage applied on any pin excluding V_{CC} relative to V_{SS}	-0.3 to +7.0	V	$V_T \leq V_{CC} + 0.3$
T_{OPR}	Operating temperature	0 to 70	°C	Commercial
		-40 to +85	°C	Industrial "N"
T_{STG}	Storage temperature	-55 to +125	°C	
T_{BIAS}	Temperature under bias	-40 to +85	°C	
T_{SOLDER}	Soldering temperature	260	°C	For 10 seconds
I_{OUT}	V_{OUT} current	200	mA	

Note: Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

Recommended DC Operating Conditions $(T_A = T_{OPR})$

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
V_{CC}	Supply voltage	4.75	5.0	5.5	V	THS = V_{SS}
		4.50	5.0	5.5	V	THS = V_{CC}
V_{SS}	Supply voltage	0	0	0	V	
V_{IL}	Input low voltage	-0.3	-	0.8	V	
V_{IH}	Input high voltage	2.2	-	$V_{CC} + 0.3$	V	
V_{BC1}, V_{BC2}	Backup cell voltage	2.0	-	4.0	V	$V_{CC} < V_{BC}$
THS	Threshold select	-0.3	-	$V_{CC} + 0.3$	V	

Note: Typical values indicate operation at $T_A = 25°C$, $V_{CC} = 5V$ or V_{BC}.

DC Electrical Characteristics (T$_A$ = T$_{OPR}$, V$_{CC}$ = 5V $\pm$ 10%)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
I$_{LI}$	Input leakage current	-	-	$\pm$ 1	μA	V$_{IN}$ = V$_{SS}$ to V$_{CC}$
V$_{OH}$	Output high voltage	2.4	-	-	V	I$_{OH}$ = -2.0mA
V$_{OHB}$	V$_{OH}$, BC supply	V$_{BC}$ - 0.3	-	-	V	V$_{BC}$ > V$_{CC}$, I$_{OH}$ = -10μA
V$_{OL}$	Output low voltage	-	-	0.4	V	I$_{OL}$ = 4.0mA
I$_{CC}$	Operating supply current	-	3	6	mA	No load on outputs.
V$_{PFD}$	Power-fail detect voltage	4.55	4.62	4.75	V	THS = V$_{SS}$
		4.30	4.37	4.50	V	THS = V$_{CC}$
V$_{SO}$	Supply switch-over voltage	-	V$_{BC}$	-	V	
I$_{CCDR}$	Data-retention mode current	-	-	100	nA	V$_{OUT}$ data-retention current to additional memory not included.
V$_{BC}$	Active backup cell voltage	-	V$_{BC1}$	-	V	V$_{BC1}$ > V$_{BC2}$ + V$_{BSO}$
		-	V$_{BC2}$	-	V	V$_{BC2}$ > V$_{BC1}$ + V$_{BSO}$
V$_{BSO}$	Battery switch-over voltage	0.25	0.4	0.6	V	
I$_{OUT1}$	V$_{OUT}$ current	-	-	160	mA	V$_{OUT}$ > V$_{CC}$ - 0.3V
I$_{OUT2}$	V$_{OUT}$ current	-	100	-	μA	V$_{OUT}$ > V$_{BC}$ - 0.2V

Note: Typical values indicate operation at T$_A$ = 25°C, V$_{CC}$ = 5V or V$_{BC}$.

Capacitance (T$_A$ = 25°C, F = 1MHz, V$_{CC}$ = 5.0V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
C$_{IN}$	Input capacitance	-	-	8	pF	Input voltage = 0V
C$_{OUT}$	Output capacitance	-	-	10	pF	Output voltage = 0V

Note: This parameter is sampled and not 100% tested.

AC Test Conditions

| Parameter	Test Conditions
Input pulse levels	0V to 3.0V
Input rise and fall times	5ns
Input and output timing reference levels	1.5V (unless otherwise specified)

FG220102.eps

Figure 3. Output Load

Power-Fail Control (T$_A$ = T$_{OPR}$)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
t$_{PF}$	V$_{CC}$ slew, 4.75V to 4.25V	300	-	-	µs	
t$_{FS}$	V$_{CC}$ slew, 4.25V to V$_{SO}$	10	-	-	µs	
t$_{PU}$	V$_{CC}$ slew, 4.25V to 4.75V	0	-	-	µs	
t$_{CED}$	chip-enable propagation delay	-	7	10	ns	
t$_{AS}$	A,B set up to $\overline{CE}$	0	-	-	ns	
t$_{CER}$	chip-enable recovery	40	80	120	ms	Time during which SRAM is write-protected after V$_{CC}$ passes V$_{PFD}$ on power-up.
t$_{WPT}$	Write-protect time	40	100	150	µs	Delay after V$_{CC}$ slews down past V$_{PFD}$ before SRAM is write-protected.

Note: Typical values indicate operation at T$_A$ = 25°C, V$_{CC}$ = 5V.

Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.

Power-Down Timing

TD220102.eps

Power-Up Timing

TD220103.eps

Address-Decode Timing

TD220402.eps

Data Sheet Revision History

Change No.	Page No.	Description of Change	Nature of Change
1	All	bq2204A replaces bq2204.	
1	1, 4–5	10% tolerance requires the THS pin to be tied to V_{CC}, not V_{OUT}.	
1	3	Energy cell input selection process alternates between BC_1 and BC_2.	

Note: Change 1 = Dec. 1992 changes from Sept. 1991

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ2204APN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	2204APN	Samples
BQ2204ASN	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	2204A	Samples
BQ2204ASN-N	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2204A	Samples
BQ2204ASNTR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	2204A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Reel Diameter

Reel Width (W1)

TAPE DIMENSIONS

Cavity

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Sprocket Holes

User Direction of Feed

Pocket Quadrants

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ2204ASNTR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ2204ASNTR	SOIC	D	16	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

TUBE

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
BQ2204APN	N	PDIP	16	25	506	13.97	11230	4.32
BQ2204ASN	D	SOIC	16	40	506.6	8	3940	4.32
BQ2204ASN-N	D	SOIC	16	40	506.6	8	3940	4.32

IMPORTANT NOTICE AND DISCLAIMER