

TPS54611-EP, TPS54612-EP TPS54613-EP, TPS54614-EP TPS54615-EP, TPS54616-EP

SGLS293A-FEBRUARY 2005-REVISED AUGUST 2005

# 3-V TO 6-V INPUT, 6-A OUTPUT SYNCHRONOUS BUCK PWM SWITCHER WITH INTEGRATED FETs (SWIFT™)

# **FEATURES**

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- 30-mΩ, 12-A Peak MOSFET Switches for High Efficiency at 6-A Continuous Output Source and Sink
- 0.9-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V
   Fixed Output Voltage Devices With 1% Initial Accuracy
- Internally Compensated for Easy Use and Minimal Component Count
- Fast Transient Response
- Wide PWM Frequency Fixed 350 kHz,
   550 kHz or Adjustable 280 kHz to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and Total Cost
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

### **APPLICATIONS**

- Low-Voltage, High-Density Systems With Power Distributed at 5 V or 3.3 V
- Point of Load Regulation for High Performance DSPs, FPGAs, ASICs and Microprocessors
- Broadband, Networking and Optical Communications Infrastructure
- Portable Computing/Notebook PCs

#### DESCRIPTION

The SWIFT™ family of dc/dc regulators, TPS54612, TPS54611, TPS54613, TPS54614, TPS54616 low-input TPS54615. and voltage high-output current synchronous-buck converters integrate all required active components. Included on the substrate are true, high-performance, voltage error amplifiers that provide high performance under transient conditions; an under-voltage lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit in-rush currents; and a power good output useful for processor/logic reset, fault signaling, and supply sequencing.

The TPS54611-6 devices are available in a thermally enhanced 28-pin TSSOP (PWP) PowerPAD™ package, which eliminates bulky heatsinks. Texas Instruments provides evaluation modules and the SWIFT™ designer software tool to aid in quickly achieving high-performance power supply designs to meet aggressive equipment development cycles.




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SWIFT, PowerPAD are trademarks of Texas Instruments.







#### PWP PACKAGE (TOP VIEW)



# **AVAILABLE OPTIONS**

		PACKAGED DEVICES		
T <sub>J</sub>	OUTPUT VOLTAGE	PLASTIC HTSSOP (PWP) <sup>(1)</sup>		
	0.9 V	TPS54611MPWPREP <sup>(2)</sup>		
	1.2 V	TPS54612MPWPREP <sup>(2)</sup>		
FE°C to 125°C	1.5 V	TPS54613MPWPREP		
−55°C to 125°C	1.8 V	TPS54614MPWPREP(2)		
	2.5 V	TPS54615MPWPREP		
	3.3 V	TPS54616MPWPREP <sup>(2)</sup>		

<sup>(1)</sup> The PWP package is taped and reeled as denoted by the R suffix on the device type (i.e., TPS54616MPWPREP). See the application section of this data sheet for the PowerPAD drawing and layout information.

(2) Product Preview





# **TERMINAL FUNCTIONS**

TERMINAL		DESCRIPTION							
NAME	NO.	DESCRIPTION							
AGND	1	Analog ground. Return for slow-start capacitor, VBIAS capacitor, RT resistor FSEL. Make PowerPAD connection to AGND.							
воот	5	Bootstrap input. A 0.022-μF to 0.1-μF low-ESR capacitor connected from BOOT to PH generates a floating drive for the high-set FET driver.							
NC	3	No connection							
PGND	15–19	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns and negative terminals of the input and output capacitors.							
PH	6–14	Phase input/output. Junction of the internal high-side and low-side power MOSFETs, and output inductor.							
PWRGD	4	Power good open drain output. High-Z when VSENSE $\geq$ 90% $V_{ref}$ , otherwise PWRGD is low. Note that output is low when SS/ENA is low or internal shutdown signal active.							
RT	28	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency.							
SS/ENA	26	Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.							
FSEL	27	Frequency select input. Provides logic input to select between two internally set switching frequencies.							
VBIAS	25	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low-ESR 0.1-µF to 1-µF ceramic capacitor.							
VIN	20–24	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low-ESR 1-µF to 10-µF ceramic capacitor.							
VSENSE	2	Error amplifier inverting input. Connect directly to output voltage sense point.							

# **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

			VALUE / UNIT
		VIN, SS/ENA, FSEL	−0.3 V to 7 V
\/	land to alternation	RT	-0.3 V to 6 V
VI	Input voltage range	VSENSE	-0.3 V to 4 V
		BOOT	–0.3 V to 17 V
\/	Output valtage renge	VBIAS, PWRGD	-0.3 V to 7 V
Vo	Output voltage range	PH	-0.6 V to 10 V
	Source current	PH	Internally Limited
I <sub>O</sub>	Source current	VBIAS	6 mA
	Cink aurrant	PH	12 A
I <sub>S</sub>	Sink current	SS/ENA, PWRGD	10 mA
	Voltage differential	AGND to PGND	±0.3 V
	Continuous power dissip	pation	See Power Dissipation Rating Table
TJ	Operating virtual junctio	n temperature range	−55°C to 150°C
T <sub>stg</sub>	Storage temperature		−65°C to 150°C
	Lead temperature 1,6 m	m (1/16 inch) from case for 10 seconds	300°C

<sup>(1)</sup> Stresses beyond those listed under *absolute maximum* ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SGLS293A-FEBRUARY 2005-REVISED AUGUST 2005



# **DISSIPATION RATINGS**(1)(2)

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT	T <sub>A</sub> = 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
28-pin PWP with solder	18.2°C/W	5.49 W <sup>(3)</sup>	3.02 W	2.2 W
28-pin PWP without solder	40.5°C/W	2.48 W	1.36 W	0.99 W

- (1) For more information on the PWP package, see the Texas Instruments technical brief SLMA002.
- 2) Test board conditions:
  - a. 3 inch x 3 inch, 4 layers, thickness: 0.062 inch
  - b. 1.5 oz. copper traces located on the top of the PCB
  - c. 1.5 oz. copper ground plane on the bottom of the PCB
  - d. 0.5 oz. copper ground planes on the 2 internal layers
  - e. 12 thermal vias (see the Recommended Land Pattern section in the applications section of this data sheet)
- (3) Maximum power dissipation may be limited by overcurrent protection.

### **ADDITIONAL 6A SWIFT™ DEVICES**

DEVICE	OUTPUT VOLTAGE
TPS54610	0.9 V to 3.3 V
TPS54672	DDR memory adjustable
TPS54680	Sequencing adjustable
TPS54673	Prebias adjustable

# **RELATED DC/DC PRODUCTS**

- TPS40000—Low-input, voltage-mode synchronous buck controller
- TPS759xx—7.5-A low dropout regulator
- PT6440 series—6-A plugin modules



# **ELECTRICAL CHARACTERISTICS**

 $T_1 = -55^{\circ}C$  to 125°C,  $V_1 = 3$  V to 6 V (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPF	PLY VOLTAGE, VIN						
$V_{IN}$	Input voltage range			3		6	V
	Outconent ourrent		$f_s$ = 350 kHz, FSEL $\leq$ 0.8 V, RT open, phase pin open		9.8	15.8	
(Q)	Quiescent current		$f_s$ = 550 kHz, FSEL $\geq$ 2.5 V, RT open, phase pin open		14	23.5	mA
	ED VOLTAGE LOCK OUT		Shutdown, SS/ENA = 0 V		1	1.4	
JNDE	ER VOLTAGE LOCK OUT						
	Start threshold voltage, UVL	0			2.95	3	V
	Stop threshold voltage, UVL	0		2.7	2.8		V
	Hysteresis voltage, UVLO				0.16		V
	Rising and falling edge degli	tch, UVLO <sup>(1)</sup>			2.5		μs
BIAS	VOLTAGE						
	Output voltage, VBIAS		$I_{(VBIAS)} = 0$	2.7	2.8	3	V
	Output current, VBIAS(1)					100	μΑ
OUTF	PUT VOLTAGE			•		'	
		TPS54611	$T_J = 25^{\circ}C, \ V_{IN} = 5 \ V$		0.9		V
		17554611	$3~V \leq V_{IN} \leq 6~V,~0 \leq I_L \leq 6~A,~-55^{\circ}C \leq T_J \leq 125^{\circ}C$	-4%		3%	
		TD054040	T <sub>J</sub> = 25°C, V <sub>IN</sub> = 5 V		1.2		V
		TPS54612	$3~V \leq V_{IN} \leq 6~V,~0 \leq I_L \leq 6~A,~-55^{\circ}C \leq T_J \leq 125^{\circ}C$	-4%		3%	
		TD054040	$T_J = 25^{\circ}C, V_{IN} = 5 V$		1.5		V
	0	TPS54613	$3 \text{ V} \le V_{IN} \le 6 \text{ V}, \ 0 \le I_L \le 6 \text{ A}, -55^{\circ}\text{C} \le T_J \le 125^{\circ}\text{C}$	-4%		3%	
/ <sub>0</sub>	Output voltage	TD05.404.4	$T_J = 25^{\circ}C, V_{IN} = 5 V$		1.8		V
		TPS54614	$3~V \leq V_{IN} \leq 6~V,~0 \leq I_L \leq 6~A,~-55^{\circ}C \leq T_J \leq 125^{\circ}C$	-4%		3%	
		TD05.4045	$T_J = 25^{\circ}C, V_{IN} = 5 V$		2.5		V
		TPS54615	$3~V \leq V_{IN} \leq 6~V,~0 \leq I_L \leq 6~A,~-55^{\circ}C \leq T_J \leq 125^{\circ}C$	-4%		3%	
		TD05.4040	$T_J = 25^{\circ}C, V_{IN} = 5 V$		3.3		V
		TPS54616	$3~V \leq V_{IN} \leq 6~V,~0 \leq I_L \leq 6~A,~-55^{\circ}C \leq T_J \leq 125^{\circ}C$	-4%		3%	
REGI	JLATION						
	Line regulation(1)(2)		$I_L = 3 \text{ A}, 350 \le f_s \le 550 \text{ kHz}, T_J = 85^{\circ}\text{C}$		0.088		%/\
	Load regulation(1)(2)		$I_L = 0 \text{ A to } 6 \text{ A}, 350 \le f_S \le 550 \text{ kHz}, T_J = 85^{\circ}\text{C}$		0.091		%/A
					7		
)SCI	LLATOR						
	Internally set – free running f	frequency	FSEL ≤ 0.8 V, RT open	265	350	440	kHz
		. ,	FSEL ≥ 2.5 V, RT open	415	550	680	
			RT = 180 k $\Omega$ (1% resistor to AGND) <sup>(1)</sup>		280		
	Externally set – free running	frequency range	RT = 160 k $\Omega$ (1% resistor to AGND)	290	312	390	kHz
			RT = 68 k $\Omega$ (1% resistor to AGND) <sup>(1)</sup>		700		
	High level threshold, FSEL			2.5			V
	Low level threshold, FSEL  Pulse duration, FSEL <sup>(1)</sup>					0.8	V
				50			ns
	Frequency range, FSEL(1)(3)			330		700	kHz
	Ramp valley <sup>(1)</sup>				0.75		V
	Ramp amplitude (peak-to-pe	ak) <sup>(1)</sup>			1		V
	Minimum controllable on time	e <sup>(1)</sup>				200	ns
	Maximum duty cycle <sup>(1)</sup>			90%			

<sup>(1)</sup> Specified by design

<sup>(2)</sup> Tested using circuit in Figure 10.

<sup>(3)</sup> To ensure proper operation when the RC filter is used between the external clock and the FSEL pin, the recommended values are R ≤ 1 kΩ and C ≤ 120 pF.



# **ELECTRICAL CHARACTERISTICS (continued)**


 $T_J = -55^{\circ}C$  to 125°C,  $V_I = 3$  V to 6 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERRO	R AMPLIFIER			·			
	Error amplifier open loop voltage	gain (4)			26		dB
	Error amplifier unity gain bandwi	dth <sup>(4)</sup>		3	5		MHz
	Error amplifier common mode in	put voltage range	Powered by internal LDO <sup>(4)</sup>	0		VBIAS	V
SLOW	-START/ENABLE						
	Enable threshold voltage, SS/EN	IA		0.82	1.2	1.4	V
	Enable hysteresis voltage, SS/E	NA <sup>(4)</sup>			0.03		V
	Falling edge deglitch, SS/ENA(4)				2.5		μs
		TPS54611		2.6	3.3	4.1	
		TPS54612		3.5	4.5	5.4	
	Internal slow-start time (4)	TPS54613		4.4	5.6	6.7	ms
	internal slow-start time	TPS54614		2.6	3.3	4.1	1115
		TPS54615		3.6	4.7	5.6	
		TPS54616		4.7	6.1	7.6	
	Charge current, SS/ENA		SS/ENA = 0 V	2.5	5	8	μA
	Discharge current, SS/ENA		$SS/ENA = 0.2 \text{ V}, \text{ V}_{I} = 2.7 \text{ V}$	1.5	2.3	4	mA
POWE	R GOOD						
	Power good threshold voltage		VSENSE falling		90		%V <sub>O</sub>
	Power good hysteresis voltage		See (4)		3		%Vo
	Power good falling edge deglitch	1	See (4)		35		μs
	Output saturation voltage, PWR0	GD .	I <sub>(sink)</sub> = 2.5 mA		0.18	0.3	V
	Leakage current, PWRGD		$V_1 = 5.5 \text{ V}$		100		nA
CURRI	ENT LIMIT			·			
	Current limit <sup>(4)</sup>		V <sub>I</sub> = 3 V		10		^
	Current limit(4)		V <sub>I</sub> = 6 V		12		Α
	Current limit leading edge blanki	ng time <sup>(4)</sup>			100		ns
	Current limit total response time	(4)			200		ns
THERM	MAL SHUTDOWN						
	Thermal shutdown trip point <sup>(4)</sup>			135	150	165	°C
	Thermal shutdown hysteresis <sup>(4)</sup>				10		-0
OUTPU	JT POWER MOSFETs			·			
-	Power MOSFET switches		V <sub>I</sub> = 6 V <sup>(5)</sup>		26	47	mΩ
r <sub>DS(on)</sub>	FUWEI MUSFET SWITCHES		V <sub>I</sub> = 3 V <sup>(5)</sup>		36	65	1115.2

Specified by design Matched MOSFETs, low side  $r_{\text{DS(on)}}$  production tested, high side  $r_{\text{DS(on)}}$  specified by design.



# **INTERNAL BLOCK DIAGRAM**





# TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.

# EXTERNALLY SET OSCILLATOR FREQUENCY vs JUNCTION TEMPERATURE




Figure 4.

# VOLTAGE REFERENCE vs JUNCTION TEMPERATURE




Figure 5.

# OUTPUT VOLTAGE REGULATION vs INPUT VOLTAGE




Figure 6.

# ERROR AMPLIFIER OPEN LOOP RESPONSE




Figure 7.

# INTERNAL SLOW-START TIME VS JUNCTION TEMPERATURE




Figure 8.

# DEVICE POWER LOSSES vs LOAD CURRENT




Figure 9.



# APPLICATION INFORMATION

Figure 10 shows the schematic diagram for a typical TPS54614 application. The TPS54614 (U1) can provide greater than 6 A of output current at a nominal output voltage of 1.8 V. For proper operation, the exposed thermal PowerPAD underneath the integrated circuit package needs to be soldered to the printed-circuit board.




Figure 10. Application Circuit

#### COMPONENT SELECTION

The values for the components used in this design example were selected using the SWIFT designer software tool. SWIFT designer provides a complete design environment for developing dc-dc converters using the TPS54614, or other devices in the SWIFT product family. Additional design information is available at www.ti.com.

# **INPUT FILTER**

The input to the circuit is a nominal 3.3 VDC or 5 VDC. The input filter is a 220- $\mu$ F POSCAP capacitor, with a maximum allowable ripple current of 3 A. A 10- $\mu$ F ceramic capacitor for the TPS54614 is required, and must be located as close as possible to the device.

# FEEDBACK CIRCUIT

The output voltage of the converter is fed directly into the VSENSE pin of the TPS54614. The TPS54614 is internally compensated to provide stability of the output under varying line and load conditions.

#### **OPERATING FREQUENCY**

In the application circuit, 350 kHz operation is selected by leaving FSEL open. Different operating frequencies can be selected by connecting a resistor between RT pin and AGND. Choose the value of R using Equation 1 for the desired operating frequency:

$$R = \frac{500 \text{ kHz}}{\text{SwitchingFrequency}} \times 100 \text{ k}\Omega$$
(1)

Alternately, a preset operating frequency of 550 kHz can be selected by leaving RT open and connecting the FSEL pin to  $V_I$ .

# **APPLICATION INFORMATION (continued)**

#### **OUTPUT FILTER**

The output filter is composed of a 5.2- $\mu$ H inductor and a 470- $\mu$ F capacitor. The inductor is low dc resistance (16-m $\Omega$ ) type, Sumida CDRH104R-5R2. The capacitor used is a 4-V POSCAP with a maximum ESR of 40 m $\Omega$ . The output filter components work with the internal compensation network to provide a stable closed loop response for the converter.

# **GROUNDING AND POWERPAD LAYOUT**

The TPS54611-16 have two internal grounds (analog and power). Inside the TPS54611-16, the analog ground ties to all of the noise sensitive signals, while the power ground ties to the noisier power signals. The PowerPAD is tied internally to the analog ground. Noise injected between the two grounds can degrade the performance of the TPS54611-16, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground planes are recommended. These two planes should tie together directly at the IC to reduce noise between the two grounds. The only components that should tie directly to the power ground plane are the input capacitor, the output capacitor, the input voltage decoupling capacitor, and the PGND pins of the TPS54611-16. The layout of the TPS54614 evaluation module is representative of a recommended layout for a 4-layer board. Documentation for the TPS54614 evaluation module can be found on the Texas Instruments web site (www.ti.com) under the TPS54614 product folder. See the TPS54614-185 User's Guide (SLVU053) and the application note (SLVA105).

### LAYOUT CONSIDERATIONS FOR THERMAL PERFORMANCE

For operation at full rated load current, the analog ground plane must provide adequate heat dissipating area. A 3 inch by 3 inch plane of 1 ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and any area available should be used when 3 A or greater operation is desired. Connection from the exposes area of the PowerPAD to the analog ground plane layer should be made using 0.013 inch diameter vias to avoid solder wicking through the vias. Six vias should be in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias beyond the 10 recommended that enhance thermal performance should be included in areas not under the device package.




Figure 11. Recommended Land Pattern for 28-Pin PWP PowerPAD

Figure 17.



# **PERFORMANCE GRAPHS**




Figure 15.




Figure 16.

11



### **DETAILED DESCRIPTION**

# **Under Voltage Lock Out (UVLO)**

The TPS5461x incorporates an under voltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator and a 2.5-µs rising and falling edge deglitch circuit reduces the likelihood of shutting the device down due to noise on VIN.

# Slow-Start/Enable (SS/ENA)

The slow-start/enable pin provides two functions. First, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5-µs falling edge deglitch circuit reduces the chance of triggering the enable due to noise. See the Table 1 for startup times for each device.

**OUTPUT VOLTAGE DEVICE SLOW-START** TPS54611 0.9 V 3.3 ms TPS54612 1.2 V 4.5 ms TPS54613 1.5 V 5.6 ms TPS54614 1.8 V 3.3 ms TPS54615 2.5 V 4.7 ms TPS54616 3.3 V 6.1 ms

**Table 1. Startup Times for the Devices** 

The second function of the SS/ENA pin provides an external means for extending the slow-start time with a ceramic capacitor connected between SS/ENA and AGND. Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start-up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \text{ }\mu\text{A}}$$
 (2)

Second, as the output becomes active, a brief ramp up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \text{ } \mu\text{A}}$$
(3)

The actual slow-start time is likely to be less than the above approximation due to the brief ramp up at the internal rate.

### **VBIAS** Regulator

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor should be placed close to the VBIAS pin and returned to AGND.

External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.7 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.





# **Voltage Reference**

The voltage reference system produces a precise, temperature-stable voltage from a bandgap circuit. A scaling amplifier and DAC are then used to produce the reference voltages for each of the fixed output devices.

# **Oscillator and PWM Ramp**

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the FSEL pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 kHz to 700 kHz by connecting a resistor from the RT pin to AGND and floating the FSEL pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

Switching Frequency = 
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ [kHz]}$$
 (4)

The following table summarizes the frequency selection configurations:

SWITCHING FREQUENCY	FSEL PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	≥2.5 V	Float
Externally set 280 kHz to 700 kHz	Float	R = 180 k $\Omega$ to 68 k $\Omega$
Externally synchronized frequency <sup>(1)</sup>	Synchronization signal	R = RT value for 80% external synchronization frequency

<sup>(1)</sup> To ensure proper operation when RC filter is used between external clock and FSEL pin, the recommended values are R ≤ 1 kΩ and C ≤ 120 pF.

# **Error Amplifier**

The high performance, wide bandwidth, voltage error amplifier is gain-limited to provide internal compensation of the control loop. The user is given limited flexibility in choosing output L and C filter components. Inductance values of 4.7  $\mu$ H to 10  $\mu$ H are typical and available from several vendors. The resulting designs exhibit good noise and ripple characteristics, but with exceptional transient response. Transient recovery times are typically in the range of 10  $\mu$ s to 20  $\mu$ s.

# **PWM Control**

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately set and reset the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse width. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset, and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as  $V_{ref}$ . If the error amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54611-TPS54616 devices are capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and the low-side FET turns on to decrease the energy in the output inductor and consequently decrease the output current. This process is repeated each cycle in which the current limit comparator is tripped.

SGLS293A-FEBRUARY 2005-REVISED AUGUST 2005



# **Dead-Time Control and MOSFET Drivers**

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turnon times of the MOSFET drivers. The high-side driver does not turn on until the voltage at the gate of the low-side FET is below 2 V. The high-side and low-side drivers are designed with 300 mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side drive is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and internal  $2.5-\Omega$  bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

### **Overcurrent Protection**

Cycle-by-cycle current limiting is achieved by sensing the current flow through the high-side MOSFET and a differential amplifier with preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100-ns leading edge blanking circuit prevents false tripping of current limit. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

### **Thermal Shutdown**

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown when the junction temperature decreases to 10°C below the thermal shutdown trip point, and starts up under control of the slow-start circuit. Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously: starting up by control of the slow-start circuit, heating up due to the fault, and then shutting down upon reaching the thermal shutdown trip point.

# Power Good (PWRGD)

The power good circuit monitors for under voltage conditions on VSENSE. If the voltage on VSENSE falls 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold, or SS/ENA is low, or thermal shutdown is asserted. When VIN = UVLO threshold, SS/ENA = enable threshold, and VSENSE > 90% of  $V_{ref}$ , the open drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of  $V_{ref}$  and a 35- $\mu$ s falling edge deglitch circuit prevent tripping of the power good comparator due to high-frequency noise.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54615MPWPREP	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	P54615EP	Samples
V62/05620-05XE	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	P54615EP	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF TPS54615-EP:

• Automotive: TPS54615-Q1

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2019


# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



# \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54615MPWPREP	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

www.ti.com 12-Feb-2019




#### \*All dimensions are nominal

Device	Package Type	Package Drawing Pins		SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS54615MPWPREP	HTSSOP	PWP	28	2000	350.0	350.0	43.0	

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com

PWP (R-PDSO-G28)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



4206332-33/AO 01/16


# PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD<sup>TM</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

B. Exposed tie strap features may not be present.


PowerPAD is a trademark of Texas Instruments



Exposed Thermal Pad Dimensions

# PWP (R-PDSO-G28)

# PowerPAD™ PLASTIC SMALL OUTLINE



### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated